Home
last modified time | relevance | path

Searched refs:PIN_PA04I_CCL_IN0 (Results 1 – 11 of 11) sorted by relevance

/loramac-node-3.6.0-3.5.0/src/boards/mcu/saml21/saml21b/include/pio/
Dsaml21e15b.h704 #define PIN_PA04I_CCL_IN0 _L(4) /**< \brief CCL signal: IN0 on PA04 mux I */ macro
706 #define PINMUX_PA04I_CCL_IN0 ((PIN_PA04I_CCL_IN0 << 16) | MUX_PA04I_CCL_IN0)
Dsaml21e16b.h704 #define PIN_PA04I_CCL_IN0 _L(4) /**< \brief CCL signal: IN0 on PA04 mux I */ macro
706 #define PINMUX_PA04I_CCL_IN0 ((PIN_PA04I_CCL_IN0 << 16) | MUX_PA04I_CCL_IN0)
Dsaml21e17b.h704 #define PIN_PA04I_CCL_IN0 _L(4) /**< \brief CCL signal: IN0 on PA04 mux I */ macro
706 #define PINMUX_PA04I_CCL_IN0 ((PIN_PA04I_CCL_IN0 << 16) | MUX_PA04I_CCL_IN0)
Dsaml21e18b.h704 #define PIN_PA04I_CCL_IN0 _L(4) /**< \brief CCL signal: IN0 on PA04 mux I */ macro
706 #define PINMUX_PA04I_CCL_IN0 ((PIN_PA04I_CCL_IN0 << 16) | MUX_PA04I_CCL_IN0)
Dsaml21g16b.h965 #define PIN_PA04I_CCL_IN0 _L(4) /**< \brief CCL signal: IN0 on PA04 mux I */ macro
967 #define PINMUX_PA04I_CCL_IN0 ((PIN_PA04I_CCL_IN0 << 16) | MUX_PA04I_CCL_IN0)
Dsaml21g17b.h965 #define PIN_PA04I_CCL_IN0 _L(4) /**< \brief CCL signal: IN0 on PA04 mux I */ macro
967 #define PINMUX_PA04I_CCL_IN0 ((PIN_PA04I_CCL_IN0 << 16) | MUX_PA04I_CCL_IN0)
Dsaml21g18b.h965 #define PIN_PA04I_CCL_IN0 _L(4) /**< \brief CCL signal: IN0 on PA04 mux I */ macro
967 #define PINMUX_PA04I_CCL_IN0 ((PIN_PA04I_CCL_IN0 << 16) | MUX_PA04I_CCL_IN0)
Dsaml21j16b.h1257 #define PIN_PA04I_CCL_IN0 _L(4) /**< \brief CCL signal: IN0 on PA04 mux I */ macro
1259 #define PINMUX_PA04I_CCL_IN0 ((PIN_PA04I_CCL_IN0 << 16) | MUX_PA04I_CCL_IN0)
Dsaml21j17b.h1257 #define PIN_PA04I_CCL_IN0 _L(4) /**< \brief CCL signal: IN0 on PA04 mux I */ macro
1259 #define PINMUX_PA04I_CCL_IN0 ((PIN_PA04I_CCL_IN0 << 16) | MUX_PA04I_CCL_IN0)
Dsaml21j18b.h1274 #define PIN_PA04I_CCL_IN0 _L(4) /**< \brief CCL signal: IN0 on PA04 mux I */ macro
1276 #define PINMUX_PA04I_CCL_IN0 ((PIN_PA04I_CCL_IN0 << 16) | MUX_PA04I_CCL_IN0)
Dsaml21j18bu.h1257 #define PIN_PA04I_CCL_IN0 _L(4) /**< \brief CCL signal: IN0 on PA04 mux I */ macro
1259 #define PINMUX_PA04I_CCL_IN0 ((PIN_PA04I_CCL_IN0 << 16) | MUX_PA04I_CCL_IN0)