Home
last modified time | relevance | path

Searched refs:offset (Results 1 – 4 of 4) sorted by relevance

/hal_xtensa-latest/include/xtensa/
Dcacheasm.h317 .macro icache_invalidate_line ar, offset
319 ihi \ar, \offset // invalidate icache line
371 .macro icache_lock_line ar, offset
373 ipfl \ar, \offset /* prefetch and lock icache line */
407 .macro icache_unlock_line ar, offset
409 ihu \ar, \offset /* unlock icache line */
590 .macro dcache_invalidate_line ar, offset
592 dhi \ar, \offset
644 .macro dcache_writeback_line ar, offset
646 dhwb \ar, \offset
[all …]
/hal_xtensa-latest/src/hal/
Ddebug.c288 int offset; in xthal_branch_addr() local
314 offset = ((int)(inst<<16))>>24; in xthal_branch_addr()
316 offset = ((int)(inst<<16))>>24; in xthal_branch_addr()
318 offset = ((int)(inst<<12))>>20; in xthal_branch_addr()
321 offset = ((int)(inst<<8))>>24; in xthal_branch_addr()
323 offset = ((int)(inst<<8))>>24; in xthal_branch_addr()
325 offset = ((int)(inst<<8))>>20; in xthal_branch_addr()
327 b_addr += 4 + offset; in xthal_branch_addr()
333 offset = ((int)(inst<<6))>>14; in xthal_branch_addr()
337 offset = ((int)(inst<<6))>>12; in xthal_branch_addr()
[all …]
/hal_xtensa-latest/include/xtensa/config/
Dcore.h1042 .macro xchal_atmps_loadstore inst ptr offset nreq aa=0 ab=0 ac=0 ad=0
1050 \inst \reg, \ptr, .Laofs_+\offset
/hal_xtensa-latest/zephyr/soc/sample_controller32/xtensa/config/
Dcore.h948 .macro xchal_atmps_loadstore inst ptr offset nreq aa=0 ab=0 ac=0 ad=0
956 \inst \reg, \ptr, .Laofs_+\offset