Home
last modified time | relevance | path

Searched refs:XCHAL_UNALIGNED_LOAD_HW (Results 1 – 15 of 15) sorted by relevance

/hal_xtensa-latest/zephyr/soc/dc233c/xtensa/config/
Dcore-isa.h120 #define XCHAL_UNALIGNED_LOAD_HW 0 /* unaligned loads work in hw */ macro
/hal_xtensa-latest/zephyr/soc/intel_cnl_adsp/xtensa/config/
Dcore-isa.h202 #define XCHAL_UNALIGNED_LOAD_HW 0 /* unaligned loads work in hw */ macro
/hal_xtensa-latest/zephyr/soc/intel_icl_adsp/xtensa/config/
Dcore-isa.h202 #define XCHAL_UNALIGNED_LOAD_HW 0 /* unaligned loads work in hw */ macro
/hal_xtensa-latest/zephyr/soc/intel_apl_adsp/xtensa/config/
Dcore-isa.h202 #define XCHAL_UNALIGNED_LOAD_HW 1 /* unaligned loads work in hw */ macro
/hal_xtensa-latest/zephyr/soc/intel_tgl_adsp/xtensa/config/
Dcore-isa.h202 #define XCHAL_UNALIGNED_LOAD_HW 0 /* unaligned loads work in hw */ macro
/hal_xtensa-latest/zephyr/soc/sample_controller/xtensa/config/
Dcore-isa.h195 #define XCHAL_UNALIGNED_LOAD_HW 0 /* unaligned loads work in hw */ macro
/hal_xtensa-latest/zephyr/soc/mimx8ml8/xtensa/config/
Dcore-isa.h175 #define XCHAL_UNALIGNED_LOAD_HW 0 /* unaligned loads work in hw */ macro
/hal_xtensa-latest/zephyr/soc/nxp_imx_adsp/xtensa/config/
Dcore-isa.h175 #define XCHAL_UNALIGNED_LOAD_HW 0 /* unaligned loads work in hw */ macro
/hal_xtensa-latest/zephyr/soc/intel_ace15_mtpm/xtensa/config/
Dcore-isa.h237 #define XCHAL_UNALIGNED_LOAD_HW 0 /* unaligned loads work in hw */ macro
/hal_xtensa-latest/zephyr/soc/intel_ace30_ptl/xtensa/config/
Dcore-isa.h237 #define XCHAL_UNALIGNED_LOAD_HW 0 /* unaligned loads work in hw */ macro
/hal_xtensa-latest/zephyr/soc/mt8195_adsp/xtensa/config/
Dcore-isa.h230 #define XCHAL_UNALIGNED_LOAD_HW 0 /* unaligned loads work in hw */ macro
/hal_xtensa-latest/zephyr/soc/nxp_imx8ulp_adsp/xtensa/config/
Dcore-isa.h200 #define XCHAL_UNALIGNED_LOAD_HW 0 /* unaligned loads work in hw */ macro
/hal_xtensa-latest/zephyr/soc/sample_controller32/xtensa/config/
Dcore-isa.h228 #define XCHAL_UNALIGNED_LOAD_HW 0 /* unaligned loads work in hw */ macro
/hal_xtensa-latest/zephyr/soc/nxp_rt600_adsp/xtensa/config/
Dcore-isa.h237 #define XCHAL_UNALIGNED_LOAD_HW 0 /* unaligned loads work in hw */ macro
/hal_xtensa-latest/zephyr/soc/nxp_rt500_adsp/xtensa/config/
Dcore-isa.h235 #define XCHAL_UNALIGNED_LOAD_HW 0 /* unaligned loads work in hw */ macro