Home
last modified time | relevance | path

Searched refs:XCHAL_TRAX_MEM_SIZE (Results 1 – 14 of 14) sorted by relevance

/hal_xtensa-latest/zephyr/soc/intel_cnl_adsp/xtensa/config/
Dcore-isa.h559 #define XCHAL_TRAX_MEM_SIZE 0 /* TRAX memory size in bytes */ macro
/hal_xtensa-latest/zephyr/soc/intel_icl_adsp/xtensa/config/
Dcore-isa.h559 #define XCHAL_TRAX_MEM_SIZE 0 /* TRAX memory size in bytes */ macro
/hal_xtensa-latest/zephyr/soc/intel_apl_adsp/xtensa/config/
Dcore-isa.h559 #define XCHAL_TRAX_MEM_SIZE 0 /* TRAX memory size in bytes */ macro
/hal_xtensa-latest/zephyr/soc/intel_tgl_adsp/xtensa/config/
Dcore-isa.h582 #define XCHAL_TRAX_MEM_SIZE 0 /* TRAX memory size in bytes */ macro
/hal_xtensa-latest/zephyr/soc/sample_controller/xtensa/config/
Dcore-isa.h595 #define XCHAL_TRAX_MEM_SIZE 0 /* TRAX memory size in bytes */ macro
/hal_xtensa-latest/zephyr/soc/mimx8ml8/xtensa/config/
Dcore-isa.h597 #define XCHAL_TRAX_MEM_SIZE 512 /* TRAX memory size in bytes */ macro
/hal_xtensa-latest/zephyr/soc/nxp_imx_adsp/xtensa/config/
Dcore-isa.h597 #define XCHAL_TRAX_MEM_SIZE 512 /* TRAX memory size in bytes */ macro
/hal_xtensa-latest/zephyr/soc/intel_ace15_mtpm/xtensa/config/
Dcore-isa.h652 #define XCHAL_TRAX_MEM_SIZE 0 /* TRAX memory size in bytes */ macro
/hal_xtensa-latest/zephyr/soc/intel_ace30_ptl/xtensa/config/
Dcore-isa.h650 #define XCHAL_TRAX_MEM_SIZE 0 /* TRAX memory size in bytes */ macro
/hal_xtensa-latest/zephyr/soc/mt8195_adsp/xtensa/config/
Dcore-isa.h676 #define XCHAL_TRAX_MEM_SIZE 4096 /* TRAX memory size in bytes */ macro
/hal_xtensa-latest/zephyr/soc/nxp_imx8ulp_adsp/xtensa/config/
Dcore-isa.h624 #define XCHAL_TRAX_MEM_SIZE 0 /* TRAX memory size in bytes */ macro
/hal_xtensa-latest/zephyr/soc/sample_controller32/xtensa/config/
Dcore-isa.h691 #define XCHAL_TRAX_MEM_SIZE 0 /* TRAX memory size in bytes */ macro
/hal_xtensa-latest/zephyr/soc/nxp_rt600_adsp/xtensa/config/
Dcore-isa.h747 #define XCHAL_TRAX_MEM_SIZE 0 /* TRAX memory size in bytes */ macro
/hal_xtensa-latest/zephyr/soc/nxp_rt500_adsp/xtensa/config/
Dcore-isa.h762 #define XCHAL_TRAX_MEM_SIZE 0 /* TRAX memory size in bytes */ macro