Home
last modified time | relevance | path

Searched refs:XCHAL_NUM_INSTROM (Results 1 – 17 of 17) sorted by relevance

/hal_xtensa-latest/src/hal/
Dmisc.c135 const unsigned char Xthal_num_instrom = XCHAL_NUM_INSTROM;
156 MEMTRIPLET(XCHAL_NUM_INSTROM, instrom, INSTROM)
171 const unsigned char Xthal_num_irom = XCHAL_NUM_INSTROM; /*DEPRECATED*/
/hal_xtensa-latest/zephyr/soc/dc233c/xtensa/config/
Dcore-isa.h214 #define XCHAL_NUM_INSTROM 0 /* number of core instr. ROMs */ macro
/hal_xtensa-latest/zephyr/soc/intel_cnl_adsp/xtensa/config/
Dcore-isa.h313 #define XCHAL_NUM_INSTROM 0 /* number of core instr. ROMs */ macro
/hal_xtensa-latest/zephyr/soc/intel_icl_adsp/xtensa/config/
Dcore-isa.h313 #define XCHAL_NUM_INSTROM 0 /* number of core instr. ROMs */ macro
/hal_xtensa-latest/zephyr/soc/intel_apl_adsp/xtensa/config/
Dcore-isa.h313 #define XCHAL_NUM_INSTROM 0 /* number of core instr. ROMs */ macro
/hal_xtensa-latest/zephyr/soc/intel_tgl_adsp/xtensa/config/
Dcore-isa.h313 #define XCHAL_NUM_INSTROM 0 /* number of core instr. ROMs */ macro
/hal_xtensa-latest/zephyr/soc/sample_controller/xtensa/config/
Dcore-isa.h306 #define XCHAL_NUM_INSTROM 0 /* number of core instr. ROMs */ macro
/hal_xtensa-latest/zephyr/soc/mimx8ml8/xtensa/config/
Dcore-isa.h284 #define XCHAL_NUM_INSTROM 0 /* number of core instr. ROMs */ macro
/hal_xtensa-latest/zephyr/soc/nxp_imx_adsp/xtensa/config/
Dcore-isa.h284 #define XCHAL_NUM_INSTROM 0 /* number of core instr. ROMs */ macro
/hal_xtensa-latest/zephyr/soc/intel_ace15_mtpm/xtensa/config/
Dcore-isa.h401 #define XCHAL_NUM_INSTROM 0 /* number of core instr. ROMs */ macro
/hal_xtensa-latest/zephyr/soc/intel_ace30_ptl/xtensa/config/
Dcore-isa.h401 #define XCHAL_NUM_INSTROM 0 /* number of core instr. ROMs */ macro
/hal_xtensa-latest/zephyr/soc/mt8195_adsp/xtensa/config/
Dcore-isa.h390 #define XCHAL_NUM_INSTROM 0 /* number of core instr. ROMs */ macro
/hal_xtensa-latest/zephyr/soc/nxp_imx8ulp_adsp/xtensa/config/
Dcore-isa.h311 #define XCHAL_NUM_INSTROM 0 /* number of core instr. ROMs */ macro
/hal_xtensa-latest/zephyr/soc/sample_controller32/xtensa/config/
Dcore-isa.h376 #define XCHAL_NUM_INSTROM 0 /* number of core instr. ROMs */ macro
/hal_xtensa-latest/zephyr/soc/nxp_rt600_adsp/xtensa/config/
Dcore-isa.h401 #define XCHAL_NUM_INSTROM 0 /* number of core instr. ROMs */ macro
/hal_xtensa-latest/zephyr/soc/nxp_rt500_adsp/xtensa/config/
Dcore-isa.h399 #define XCHAL_NUM_INSTROM 0 /* number of core instr. ROMs */ macro
/hal_xtensa-latest/include/xtensa/config/
Dcore.h726 #define XCHAL_NUM_IROM XCHAL_NUM_INSTROM /* (DEPRECATED) */