Home
last modified time | relevance | path

Searched refs:XCHAL_HAVE_PSL (Results 1 – 6 of 6) sorted by relevance

/hal_xtensa-latest/zephyr/soc/intel_ace15_mtpm/xtensa/config/
Dcore-isa.h563 #define XCHAL_HAVE_PSL 0 /* Pageable Stack Limit */ macro
/hal_xtensa-latest/zephyr/soc/intel_ace30_ptl/xtensa/config/
Dcore-isa.h561 #define XCHAL_HAVE_PSL 0 /* Pageable Stack Limit */ macro
/hal_xtensa-latest/zephyr/soc/mt8195_adsp/xtensa/config/
Dcore-isa.h593 #define XCHAL_HAVE_PSL 0 /* Pageable Stack Limit */ macro
/hal_xtensa-latest/zephyr/soc/sample_controller32/xtensa/config/
Dcore-isa.h596 #define XCHAL_HAVE_PSL 0 /* Pageable Stack Limit */ macro
/hal_xtensa-latest/zephyr/soc/nxp_rt600_adsp/xtensa/config/
Dcore-isa.h658 #define XCHAL_HAVE_PSL 0 /* Pageable Stack Limit */ macro
/hal_xtensa-latest/zephyr/soc/nxp_rt500_adsp/xtensa/config/
Dcore-isa.h672 #define XCHAL_HAVE_PSL 0 /* Pageable Stack Limit */ macro