Home
last modified time | relevance | path

Searched refs:XCHAL_HAVE_CCOUNT (Results 1 – 18 of 18) sorted by relevance

/hal_xtensa-latest/src/hal/
Dclock.S56 #if XCHAL_HAVE_CCOUNT
Dmisc.c164 const unsigned char Xthal_have_ccount = XCHAL_HAVE_CCOUNT;
/hal_xtensa-latest/include/xtensa/
Dxtruntime-core-state.h97 #if XCHAL_HAVE_CCOUNT
/hal_xtensa-latest/zephyr/soc/dc233c/xtensa/config/
Dcore-isa.h231 #define XCHAL_HAVE_CCOUNT 1 /* CCOUNT reg. (timer option) */ macro
/hal_xtensa-latest/zephyr/soc/intel_cnl_adsp/xtensa/config/
Dcore-isa.h333 #define XCHAL_HAVE_CCOUNT 1 /* CCOUNT reg. (timer option) */ macro
/hal_xtensa-latest/zephyr/soc/intel_icl_adsp/xtensa/config/
Dcore-isa.h333 #define XCHAL_HAVE_CCOUNT 1 /* CCOUNT reg. (timer option) */ macro
/hal_xtensa-latest/zephyr/soc/intel_apl_adsp/xtensa/config/
Dcore-isa.h333 #define XCHAL_HAVE_CCOUNT 1 /* CCOUNT reg. (timer option) */ macro
/hal_xtensa-latest/zephyr/soc/intel_tgl_adsp/xtensa/config/
Dcore-isa.h356 #define XCHAL_HAVE_CCOUNT 1 /* CCOUNT reg. (timer option) */ macro
/hal_xtensa-latest/zephyr/soc/sample_controller/xtensa/config/
Dcore-isa.h352 #define XCHAL_HAVE_CCOUNT 1 /* CCOUNT reg. (timer option) */ macro
/hal_xtensa-latest/zephyr/soc/mimx8ml8/xtensa/config/
Dcore-isa.h321 #define XCHAL_HAVE_CCOUNT 1 /* CCOUNT reg. (timer option) */ macro
/hal_xtensa-latest/zephyr/soc/nxp_imx_adsp/xtensa/config/
Dcore-isa.h321 #define XCHAL_HAVE_CCOUNT 1 /* CCOUNT reg. (timer option) */ macro
/hal_xtensa-latest/zephyr/soc/intel_ace15_mtpm/xtensa/config/
Dcore-isa.h444 #define XCHAL_HAVE_CCOUNT 1 /* CCOUNT reg. (timer option) */ macro
/hal_xtensa-latest/zephyr/soc/intel_ace30_ptl/xtensa/config/
Dcore-isa.h444 #define XCHAL_HAVE_CCOUNT 1 /* CCOUNT reg. (timer option) */ macro
/hal_xtensa-latest/zephyr/soc/mt8195_adsp/xtensa/config/
Dcore-isa.h416 #define XCHAL_HAVE_CCOUNT 1 /* CCOUNT reg. (timer option) */ macro
/hal_xtensa-latest/zephyr/soc/nxp_imx8ulp_adsp/xtensa/config/
Dcore-isa.h348 #define XCHAL_HAVE_CCOUNT 1 /* CCOUNT reg. (timer option) */ macro
/hal_xtensa-latest/zephyr/soc/sample_controller32/xtensa/config/
Dcore-isa.h423 #define XCHAL_HAVE_CCOUNT 1 /* CCOUNT reg. (timer option) */ macro
/hal_xtensa-latest/zephyr/soc/nxp_rt600_adsp/xtensa/config/
Dcore-isa.h444 #define XCHAL_HAVE_CCOUNT 1 /* CCOUNT reg. (timer option) */ macro
/hal_xtensa-latest/zephyr/soc/nxp_rt500_adsp/xtensa/config/
Dcore-isa.h459 #define XCHAL_HAVE_CCOUNT 1 /* CCOUNT reg. (timer option) */ macro