Home
last modified time | relevance | path

Searched refs:XCHAL_TRAX_MEM_SIZE (Results 1 – 9 of 9) sorted by relevance

/hal_xtensa-3.4.0/zephyr/soc/intel_cnl_adsp/xtensa/config/
Dcore-isa.h559 #define XCHAL_TRAX_MEM_SIZE 0 /* TRAX memory size in bytes */ macro
/hal_xtensa-3.4.0/zephyr/soc/intel_icl_adsp/xtensa/config/
Dcore-isa.h559 #define XCHAL_TRAX_MEM_SIZE 0 /* TRAX memory size in bytes */ macro
/hal_xtensa-3.4.0/zephyr/soc/intel_apl_adsp/xtensa/config/
Dcore-isa.h559 #define XCHAL_TRAX_MEM_SIZE 0 /* TRAX memory size in bytes */ macro
/hal_xtensa-3.4.0/zephyr/soc/sample_controller/xtensa/config/
Dcore-isa.h595 #define XCHAL_TRAX_MEM_SIZE 0 /* TRAX memory size in bytes */ macro
/hal_xtensa-3.4.0/zephyr/soc/intel_tgl_adsp/xtensa/config/
Dcore-isa.h582 #define XCHAL_TRAX_MEM_SIZE 0 /* TRAX memory size in bytes */ macro
/hal_xtensa-3.4.0/zephyr/soc/intel_ace15_mtpm/xtensa/config/
Dcore-isa.h652 #define XCHAL_TRAX_MEM_SIZE 0 /* TRAX memory size in bytes */ macro
/hal_xtensa-3.4.0/zephyr/soc/nxp_imx8/xtensa/config/
Dcore-isa.h597 #define XCHAL_TRAX_MEM_SIZE 512 /* TRAX memory size in bytes */ macro
/hal_xtensa-3.4.0/zephyr/soc/mimx8ml8/xtensa/config/
Dcore-isa.h597 #define XCHAL_TRAX_MEM_SIZE 512 /* TRAX memory size in bytes */ macro
/hal_xtensa-3.4.0/zephyr/soc/intel_s1000/xtensa/config/
Dcore-isa.h631 #define XCHAL_TRAX_MEM_SIZE 0 /* TRAX memory size in bytes */ macro