Home
last modified time | relevance | path

Searched refs:XCHAL_HAVE_PSO_FULL_RETENTION (Results 1 – 9 of 9) sorted by relevance

/hal_xtensa-3.4.0/zephyr/soc/intel_cnl_adsp/xtensa/config/
Dcore-isa.h94 #define XCHAL_HAVE_PSO_FULL_RETENTION 0 /* all regs preserved on PSO */ macro
/hal_xtensa-3.4.0/zephyr/soc/intel_icl_adsp/xtensa/config/
Dcore-isa.h94 #define XCHAL_HAVE_PSO_FULL_RETENTION 0 /* all regs preserved on PSO */ macro
/hal_xtensa-3.4.0/zephyr/soc/intel_apl_adsp/xtensa/config/
Dcore-isa.h94 #define XCHAL_HAVE_PSO_FULL_RETENTION 0 /* all regs preserved on PSO */ macro
/hal_xtensa-3.4.0/zephyr/soc/sample_controller/xtensa/config/
Dcore-isa.h92 #define XCHAL_HAVE_PSO_FULL_RETENTION 0 /* all regs preserved on PSO */ macro
/hal_xtensa-3.4.0/zephyr/soc/intel_tgl_adsp/xtensa/config/
Dcore-isa.h94 #define XCHAL_HAVE_PSO_FULL_RETENTION 0 /* all regs preserved on PSO */ macro
/hal_xtensa-3.4.0/zephyr/soc/intel_ace15_mtpm/xtensa/config/
Dcore-isa.h90 #define XCHAL_HAVE_PSO_FULL_RETENTION 0 /* all regs preserved on PSO */ macro
/hal_xtensa-3.4.0/zephyr/soc/nxp_imx8/xtensa/config/
Dcore-isa.h93 #define XCHAL_HAVE_PSO_FULL_RETENTION 0 /* all regs preserved on PSO */ macro
/hal_xtensa-3.4.0/zephyr/soc/mimx8ml8/xtensa/config/
Dcore-isa.h93 #define XCHAL_HAVE_PSO_FULL_RETENTION 0 /* all regs preserved on PSO */ macro
/hal_xtensa-3.4.0/zephyr/soc/intel_s1000/xtensa/config/
Dcore-isa.h91 #define XCHAL_HAVE_PSO_FULL_RETENTION 0 /* all regs preserved on PSO */ macro