Home
last modified time | relevance | path

Searched refs:NVIC_INT_CTRL (Results 1 – 7 of 7) sorted by relevance

/hal_ti-latest/simplelink/source/ti/devices/cc32xx/driverlib/
Dinterrupt.c626 HWREG(NVIC_INT_CTRL) |= NVIC_INT_CTRL_NMI_SET; in IntPendSet()
635 HWREG(NVIC_INT_CTRL) |= NVIC_INT_CTRL_PEND_SV; in IntPendSet()
644 HWREG(NVIC_INT_CTRL) |= NVIC_INT_CTRL_PENDSTSET; in IntPendSet()
691 HWREG(NVIC_INT_CTRL) |= NVIC_INT_CTRL_UNPEND_SV; in IntPendClear()
698 HWREG(NVIC_INT_CTRL) |= NVIC_INT_CTRL_PENDSTCLR; in IntPendClear()
/hal_ti-latest/simplelink/source/ti/devices/cc13x2x7_cc26x2x7/driverlib/
Dinterrupt.c378 HWREG(NVIC_INT_CTRL) |= NVIC_INT_CTRL_NMI_SET; in IntPendSet()
383 HWREG(NVIC_INT_CTRL) |= NVIC_INT_CTRL_PEND_SV; in IntPendSet()
388 HWREG(NVIC_INT_CTRL) |= NVIC_INT_CTRL_PENDSTSET; in IntPendSet()
450 HWREG(NVIC_INT_CTRL) |= NVIC_INT_CTRL_UNPEND_SV; in IntPendClear()
455 HWREG(NVIC_INT_CTRL) |= NVIC_INT_CTRL_PENDSTCLR; in IntPendClear()
/hal_ti-latest/simplelink/source/ti/devices/cc13x2_cc26x2/driverlib/
Dinterrupt.c380 HWREG(NVIC_INT_CTRL) |= NVIC_INT_CTRL_NMI_SET; in IntPendSet()
385 HWREG(NVIC_INT_CTRL) |= NVIC_INT_CTRL_PEND_SV; in IntPendSet()
390 HWREG(NVIC_INT_CTRL) |= NVIC_INT_CTRL_PENDSTSET; in IntPendSet()
452 HWREG(NVIC_INT_CTRL) |= NVIC_INT_CTRL_UNPEND_SV; in IntPendClear()
457 HWREG(NVIC_INT_CTRL) |= NVIC_INT_CTRL_PENDSTCLR; in IntPendClear()
/hal_ti-latest/simplelink/source/ti/devices/cc13x2x7_cc26x2x7/inc/
Dhw_nvic.h75 #define NVIC_INT_CTRL 0xE000ED04 // Interrupt Control and State macro
/hal_ti-latest/simplelink/source/ti/devices/cc13x2_cc26x2/inc/
Dhw_nvic.h77 #define NVIC_INT_CTRL 0xE000ED04 // Interrupt Control and State macro
/hal_ti-latest/simplelink/source/ti/drivers/power/
DPowerCC32XX.c1201 HWREG(NVIC_INT_CTRL) = PowerCC32XX_contextSave.nvicRegs.intCtrlState; in restoreNVICRegs()
1264 PowerCC32XX_contextSave.nvicRegs.intCtrlState = HWREG(NVIC_INT_CTRL); in saveNVICRegs()
/hal_ti-latest/simplelink/source/ti/devices/cc32xx/inc/
Dhw_nvic.h149 #define NVIC_INT_CTRL 0xE000ED04 // Interrupt Control and State macro