Home
last modified time | relevance | path

Searched refs:SYSCTL_A (Results 1 – 8 of 8) sorted by relevance

/hal_ti-3.4.0/simplelink/source/ti/devices/msp432p4xx/driverlib/
Dsysctl_a.c95 return SYSCTL_A->SRAM_SIZE; in SysCtl_A_getSRAMSize()
100 return SYSCTL_A->MAINFLASH_SIZE; in SysCtl_A_getFlashSize()
105 return SYSCTL_A->INFOFLASH_SIZE; in SysCtl_A_getInfoFlashSize()
110 SYSCTL_A->NMI_CTLSTAT &= ~(flags); in SysCtl_A_disableNMISource()
115 SYSCTL_A->NMI_CTLSTAT |= flags; in SysCtl_A_enableNMISource()
120 return SYSCTL_A->NMI_CTLSTAT & (SYSCTL_A_NMI_CTLSTAT_CS_FLG | in SysCtl_A_getNMISourceStatus()
128 SYSCTL_A->REBOOT_CTL = (SYSCTL_A_REBOOT_CTL_REBOOT | SYSCTL_A_REBOOT_KEY); in SysCtl_A_rebootDevice()
133 SYSCTL_A->PERIHALT_CTL &= ~devices; in SysCtl_A_enablePeripheralAtCPUHalt()
138 SYSCTL_A->PERIHALT_CTL |= devices; in SysCtl_A_disablePeripheralAtCPUHalt()
144 SYSCTL_A->WDTRESET_CTL |= SYSCTL_A_WDTRESET_CTL_TIMEOUT; in SysCtl_A_setWDTTimeoutResetType()
[all …]
/hal_ti-3.4.0/simplelink/source/ti/devices/msp432p4xx/startup_system_files/
Dsystem_msp432p4111.c280 while(!(SYSCTL_A->SRAM_STAT & SYSCTL_A_SRAM_STAT_BNKEN_RDY)); in SystemInit()
281 if (SYSCTL_A->SRAM_NUMBANKS == 4) in SystemInit()
283 SYSCTL_A->SRAM_BANKEN_CTL0 = SYSCTL_A_SRAM_BANKEN_CTL0_BNK3_EN; in SystemInit()
287 SYSCTL_A->SRAM_BANKEN_CTL0 = SYSCTL_A_SRAM_BANKEN_CTL0_BNK1_EN; in SystemInit()
Dsystem_msp432p411v.c280 while(!(SYSCTL_A->SRAM_STAT & SYSCTL_A_SRAM_STAT_BNKEN_RDY)); in SystemInit()
281 if (SYSCTL_A->SRAM_NUMBANKS == 4) in SystemInit()
283 SYSCTL_A->SRAM_BANKEN_CTL0 = SYSCTL_A_SRAM_BANKEN_CTL0_BNK3_EN; in SystemInit()
287 SYSCTL_A->SRAM_BANKEN_CTL0 = SYSCTL_A_SRAM_BANKEN_CTL0_BNK1_EN; in SystemInit()
Dsystem_msp432p411y.c280 while(!(SYSCTL_A->SRAM_STAT & SYSCTL_A_SRAM_STAT_BNKEN_RDY)); in SystemInit()
281 if (SYSCTL_A->SRAM_NUMBANKS == 4) in SystemInit()
283 SYSCTL_A->SRAM_BANKEN_CTL0 = SYSCTL_A_SRAM_BANKEN_CTL0_BNK3_EN; in SystemInit()
287 SYSCTL_A->SRAM_BANKEN_CTL0 = SYSCTL_A_SRAM_BANKEN_CTL0_BNK1_EN; in SystemInit()
/hal_ti-3.4.0/simplelink/source/ti/devices/msp432p4xx/inc/
Dmsp432p4111.h1432 #define SYSCTL_A ((SYSCTL_A_Type *) SYSCTL_A_BASE) macro
Dmsp432p411v.h1432 #define SYSCTL_A ((SYSCTL_A_Type *) SYSCTL_A_BASE) macro
Dmsp432p411y.h1432 #define SYSCTL_A ((SYSCTL_A_Type *) SYSCTL_A_BASE) macro
Dmsp432p4xx.h1295 #define SYSCTL_A ((SYSCTL_A_Type *) SYSCTL_A_BASE) macro