Home
last modified time | relevance | path

Searched refs:TIM_CCR4_CCR4_Pos (Results 1 – 25 of 254) sorted by relevance

1234567891011

/hal_stm32-latest/stm32cube/stm32wb0x/soc/
Dstm32wb05.h5390 #define TIM_CCR4_CCR4_Pos (0UL) /*!<TIM CCR4: C… macro
5393 …fine TIM_CCR4_CCR4_0 (0x1U << TIM_CCR4_CCR4_Pos)
5394 …fine TIM_CCR4_CCR4_1 (0x2U << TIM_CCR4_CCR4_Pos)
5395 …fine TIM_CCR4_CCR4_2 (0x4U << TIM_CCR4_CCR4_Pos)
5396 …fine TIM_CCR4_CCR4_3 (0x8U << TIM_CCR4_CCR4_Pos)
5397 …ine TIM_CCR4_CCR4_4 (0x10U << TIM_CCR4_CCR4_Pos)
5398 …ine TIM_CCR4_CCR4_5 (0x20U << TIM_CCR4_CCR4_Pos)
5399 …ine TIM_CCR4_CCR4_6 (0x40U << TIM_CCR4_CCR4_Pos)
5400 …ine TIM_CCR4_CCR4_7 (0x80U << TIM_CCR4_CCR4_Pos)
5401 …ne TIM_CCR4_CCR4_8 (0x100U << TIM_CCR4_CCR4_Pos)
[all …]
Dstm32wb07.h5923 #define TIM_CCR4_CCR4_Pos (0UL) /*!<TIM CCR4: C… macro
5926 …fine TIM_CCR4_CCR4_0 (0x1U << TIM_CCR4_CCR4_Pos)
5927 …fine TIM_CCR4_CCR4_1 (0x2U << TIM_CCR4_CCR4_Pos)
5928 …fine TIM_CCR4_CCR4_2 (0x4U << TIM_CCR4_CCR4_Pos)
5929 …fine TIM_CCR4_CCR4_3 (0x8U << TIM_CCR4_CCR4_Pos)
5930 …ine TIM_CCR4_CCR4_4 (0x10U << TIM_CCR4_CCR4_Pos)
5931 …ine TIM_CCR4_CCR4_5 (0x20U << TIM_CCR4_CCR4_Pos)
5932 …ine TIM_CCR4_CCR4_6 (0x40U << TIM_CCR4_CCR4_Pos)
5933 …ine TIM_CCR4_CCR4_7 (0x80U << TIM_CCR4_CCR4_Pos)
5934 …ne TIM_CCR4_CCR4_8 (0x100U << TIM_CCR4_CCR4_Pos)
[all …]
Dstm32wb09.h5910 #define TIM_CCR4_CCR4_Pos (0UL) /*!<TIM CCR4: C… macro
5913 …fine TIM_CCR4_CCR4_0 (0x1U << TIM_CCR4_CCR4_Pos)
5914 …fine TIM_CCR4_CCR4_1 (0x2U << TIM_CCR4_CCR4_Pos)
5915 …fine TIM_CCR4_CCR4_2 (0x4U << TIM_CCR4_CCR4_Pos)
5916 …fine TIM_CCR4_CCR4_3 (0x8U << TIM_CCR4_CCR4_Pos)
5917 …ine TIM_CCR4_CCR4_4 (0x10U << TIM_CCR4_CCR4_Pos)
5918 …ine TIM_CCR4_CCR4_5 (0x20U << TIM_CCR4_CCR4_Pos)
5919 …ine TIM_CCR4_CCR4_6 (0x40U << TIM_CCR4_CCR4_Pos)
5920 …ine TIM_CCR4_CCR4_7 (0x80U << TIM_CCR4_CCR4_Pos)
5921 …ne TIM_CCR4_CCR4_8 (0x100U << TIM_CCR4_CCR4_Pos)
[all …]
Dstm32wb06.h5923 #define TIM_CCR4_CCR4_Pos (0UL) /*!<TIM CCR4: C… macro
5926 …fine TIM_CCR4_CCR4_0 (0x1U << TIM_CCR4_CCR4_Pos)
5927 …fine TIM_CCR4_CCR4_1 (0x2U << TIM_CCR4_CCR4_Pos)
5928 …fine TIM_CCR4_CCR4_2 (0x4U << TIM_CCR4_CCR4_Pos)
5929 …fine TIM_CCR4_CCR4_3 (0x8U << TIM_CCR4_CCR4_Pos)
5930 …ine TIM_CCR4_CCR4_4 (0x10U << TIM_CCR4_CCR4_Pos)
5931 …ine TIM_CCR4_CCR4_5 (0x20U << TIM_CCR4_CCR4_Pos)
5932 …ine TIM_CCR4_CCR4_6 (0x40U << TIM_CCR4_CCR4_Pos)
5933 …ine TIM_CCR4_CCR4_7 (0x80U << TIM_CCR4_CCR4_Pos)
5934 …ne TIM_CCR4_CCR4_8 (0x100U << TIM_CCR4_CCR4_Pos)
[all …]
/hal_stm32-latest/stm32cube/stm32f1xx/soc/
Dstm32f101x6.h4053 #define TIM_CCR4_CCR4_Pos (0U) macro
4054 #define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) /*!< 0x0000FFFF */
Dstm32f101xb.h4115 #define TIM_CCR4_CCR4_Pos (0U) macro
4116 #define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) /*!< 0x0000FFFF */
Dstm32f100xb.h4520 #define TIM_CCR4_CCR4_Pos (0U) macro
4521 #define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) /*!< 0x0000FFFF */
Dstm32f102x6.h4102 #define TIM_CCR4_CCR4_Pos (0U) macro
4103 #define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) /*!< 0x0000FFFF */
/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f030x6.h4645 #define TIM_CCR4_CCR4_Pos (0U) macro
4646 #define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) /*!< 0x0000FFFF */
Dstm32f030x8.h4680 #define TIM_CCR4_CCR4_Pos (0U) macro
4681 #define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) /*!< 0x0000FFFF */
Dstm32f070x6.h4728 #define TIM_CCR4_CCR4_Pos (0U) macro
4729 #define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) /*!< 0x0000FFFF */
Dstm32f031x6.h4847 #define TIM_CCR4_CCR4_Pos (0U) macro
4848 #define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) /*!< 0x0000FFFF */
Dstm32f030xc.h5013 #define TIM_CCR4_CCR4_Pos (0U) macro
5014 #define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) /*!< 0x0000FFFF */
Dstm32f038xx.h4816 #define TIM_CCR4_CCR4_Pos (0U) macro
4817 #define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) /*!< 0x0000FFFF */
Dstm32f070xb.h4880 #define TIM_CCR4_CCR4_Pos (0U) macro
4881 #define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) /*!< 0x0000FFFF */
/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l041xx.h5453 #define TIM_CCR4_CCR4_Pos (0U) macro
5454 #define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) /*!< 0x0000FFFF */
Dstm32l010x8.h5111 #define TIM_CCR4_CCR4_Pos (0U) macro
5112 #define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) /*!< 0x0000FFFF */
Dstm32l010xb.h5159 #define TIM_CCR4_CCR4_Pos (0U) macro
5160 #define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) /*!< 0x0000FFFF */
Dstm32l011xx.h5193 #define TIM_CCR4_CCR4_Pos (0U) macro
5194 #define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) /*!< 0x0000FFFF */
Dstm32l021xx.h5330 #define TIM_CCR4_CCR4_Pos (0U) macro
5331 #define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) /*!< 0x0000FFFF */
Dstm32l031xx.h5316 #define TIM_CCR4_CCR4_Pos (0U) macro
5317 #define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) /*!< 0x0000FFFF */
Dstm32l051xx.h5470 #define TIM_CCR4_CCR4_Pos (0U) macro
5471 #define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) /*!< 0x0000FFFF */
Dstm32l010x4.h5066 #define TIM_CCR4_CCR4_Pos (0U) macro
5067 #define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) /*!< 0x0000FFFF */
Dstm32l010x6.h5118 #define TIM_CCR4_CCR4_Pos (0U) macro
5119 #define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) /*!< 0x0000FFFF */
Dstm32l081xx.h5784 #define TIM_CCR4_CCR4_Pos (0U) macro
5785 #define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) /*!< 0x0000FFFF */

1234567891011