Home
last modified time | relevance | path

Searched refs:TIM_ARR_ARR_Pos (Results 1 – 25 of 278) sorted by relevance

12345678910>>...12

/hal_stm32-latest/stm32cube/stm32wb0x/soc/
Dstm32wb05.h5293 #define TIM_ARR_ARR_Pos (0UL) /*!<TIM ARR: AR… macro
5296 #define TIM_ARR_ARR_0 (0x1U << TIM_ARR_ARR_Pos)
5297 #define TIM_ARR_ARR_1 (0x2U << TIM_ARR_ARR_Pos)
5298 #define TIM_ARR_ARR_2 (0x4U << TIM_ARR_ARR_Pos)
5299 #define TIM_ARR_ARR_3 (0x8U << TIM_ARR_ARR_Pos)
5300 …efine TIM_ARR_ARR_4 (0x10U << TIM_ARR_ARR_Pos)
5301 …efine TIM_ARR_ARR_5 (0x20U << TIM_ARR_ARR_Pos)
5302 …efine TIM_ARR_ARR_6 (0x40U << TIM_ARR_ARR_Pos)
5303 …efine TIM_ARR_ARR_7 (0x80U << TIM_ARR_ARR_Pos)
5304 …fine TIM_ARR_ARR_8 (0x100U << TIM_ARR_ARR_Pos)
[all …]
Dstm32wb07.h5818 #define TIM_ARR_ARR_Pos (0UL) /*!<TIM ARR: AR… macro
5821 #define TIM_ARR_ARR_0 (0x1U << TIM_ARR_ARR_Pos)
5822 #define TIM_ARR_ARR_1 (0x2U << TIM_ARR_ARR_Pos)
5823 #define TIM_ARR_ARR_2 (0x4U << TIM_ARR_ARR_Pos)
5824 #define TIM_ARR_ARR_3 (0x8U << TIM_ARR_ARR_Pos)
5825 …efine TIM_ARR_ARR_4 (0x10U << TIM_ARR_ARR_Pos)
5826 …efine TIM_ARR_ARR_5 (0x20U << TIM_ARR_ARR_Pos)
5827 …efine TIM_ARR_ARR_6 (0x40U << TIM_ARR_ARR_Pos)
5828 …efine TIM_ARR_ARR_7 (0x80U << TIM_ARR_ARR_Pos)
5829 …fine TIM_ARR_ARR_8 (0x100U << TIM_ARR_ARR_Pos)
[all …]
Dstm32wb09.h5813 #define TIM_ARR_ARR_Pos (0UL) /*!<TIM ARR: AR… macro
5816 #define TIM_ARR_ARR_0 (0x1U << TIM_ARR_ARR_Pos)
5817 #define TIM_ARR_ARR_1 (0x2U << TIM_ARR_ARR_Pos)
5818 #define TIM_ARR_ARR_2 (0x4U << TIM_ARR_ARR_Pos)
5819 #define TIM_ARR_ARR_3 (0x8U << TIM_ARR_ARR_Pos)
5820 …efine TIM_ARR_ARR_4 (0x10U << TIM_ARR_ARR_Pos)
5821 …efine TIM_ARR_ARR_5 (0x20U << TIM_ARR_ARR_Pos)
5822 …efine TIM_ARR_ARR_6 (0x40U << TIM_ARR_ARR_Pos)
5823 …efine TIM_ARR_ARR_7 (0x80U << TIM_ARR_ARR_Pos)
5824 …fine TIM_ARR_ARR_8 (0x100U << TIM_ARR_ARR_Pos)
[all …]
Dstm32wb06.h5818 #define TIM_ARR_ARR_Pos (0UL) /*!<TIM ARR: AR… macro
5821 #define TIM_ARR_ARR_0 (0x1U << TIM_ARR_ARR_Pos)
5822 #define TIM_ARR_ARR_1 (0x2U << TIM_ARR_ARR_Pos)
5823 #define TIM_ARR_ARR_2 (0x4U << TIM_ARR_ARR_Pos)
5824 #define TIM_ARR_ARR_3 (0x8U << TIM_ARR_ARR_Pos)
5825 …efine TIM_ARR_ARR_4 (0x10U << TIM_ARR_ARR_Pos)
5826 …efine TIM_ARR_ARR_5 (0x20U << TIM_ARR_ARR_Pos)
5827 …efine TIM_ARR_ARR_6 (0x40U << TIM_ARR_ARR_Pos)
5828 …efine TIM_ARR_ARR_7 (0x80U << TIM_ARR_ARR_Pos)
5829 …fine TIM_ARR_ARR_8 (0x100U << TIM_ARR_ARR_Pos)
[all …]
/hal_stm32-latest/stm32cube/stm32f1xx/soc/
Dstm32f101x6.h4028 #define TIM_ARR_ARR_Pos (0U) macro
4029 #define TIM_ARR_ARR_Msk (0xFFFFFFFFUL << TIM_ARR_ARR_Pos) /*!< 0xFFFFFFFF */
Dstm32f101xb.h4090 #define TIM_ARR_ARR_Pos (0U) macro
4091 #define TIM_ARR_ARR_Msk (0xFFFFFFFFUL << TIM_ARR_ARR_Pos) /*!< 0xFFFFFFFF */
Dstm32f100xb.h4495 #define TIM_ARR_ARR_Pos (0U) macro
4496 #define TIM_ARR_ARR_Msk (0xFFFFFFFFUL << TIM_ARR_ARR_Pos) /*!< 0xFFFFFFFF */
Dstm32f102x6.h4077 #define TIM_ARR_ARR_Pos (0U) macro
4078 #define TIM_ARR_ARR_Msk (0xFFFFFFFFUL << TIM_ARR_ARR_Pos) /*!< 0xFFFFFFFF */
/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f030x6.h4620 #define TIM_ARR_ARR_Pos (0U) macro
4621 #define TIM_ARR_ARR_Msk (0xFFFFFFFFUL << TIM_ARR_ARR_Pos) /*!< 0xFFFFFFFF */
Dstm32f030x8.h4655 #define TIM_ARR_ARR_Pos (0U) macro
4656 #define TIM_ARR_ARR_Msk (0xFFFFFFFFUL << TIM_ARR_ARR_Pos) /*!< 0xFFFFFFFF */
Dstm32f070x6.h4703 #define TIM_ARR_ARR_Pos (0U) macro
4704 #define TIM_ARR_ARR_Msk (0xFFFFFFFFUL << TIM_ARR_ARR_Pos) /*!< 0xFFFFFFFF */
Dstm32f031x6.h4822 #define TIM_ARR_ARR_Pos (0U) macro
4823 #define TIM_ARR_ARR_Msk (0xFFFFFFFFUL << TIM_ARR_ARR_Pos) /*!< 0xFFFFFFFF */
Dstm32f030xc.h4988 #define TIM_ARR_ARR_Pos (0U) macro
4989 #define TIM_ARR_ARR_Msk (0xFFFFFFFFUL << TIM_ARR_ARR_Pos) /*!< 0xFFFFFFFF */
Dstm32f038xx.h4791 #define TIM_ARR_ARR_Pos (0U) macro
4792 #define TIM_ARR_ARR_Msk (0xFFFFFFFFUL << TIM_ARR_ARR_Pos) /*!< 0xFFFFFFFF */
Dstm32f070xb.h4855 #define TIM_ARR_ARR_Pos (0U) macro
4856 #define TIM_ARR_ARR_Msk (0xFFFFFFFFUL << TIM_ARR_ARR_Pos) /*!< 0xFFFFFFFF */
/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l041xx.h5433 #define TIM_ARR_ARR_Pos (0U) macro
5434 #define TIM_ARR_ARR_Msk (0xFFFFUL << TIM_ARR_ARR_Pos) /*!< 0x0000FFFF */
Dstm32l010x8.h5091 #define TIM_ARR_ARR_Pos (0U) macro
5092 #define TIM_ARR_ARR_Msk (0xFFFFUL << TIM_ARR_ARR_Pos) /*!< 0x0000FFFF */
Dstm32l010xb.h5139 #define TIM_ARR_ARR_Pos (0U) macro
5140 #define TIM_ARR_ARR_Msk (0xFFFFUL << TIM_ARR_ARR_Pos) /*!< 0x0000FFFF */
Dstm32l011xx.h5173 #define TIM_ARR_ARR_Pos (0U) macro
5174 #define TIM_ARR_ARR_Msk (0xFFFFUL << TIM_ARR_ARR_Pos) /*!< 0x0000FFFF */
Dstm32l021xx.h5310 #define TIM_ARR_ARR_Pos (0U) macro
5311 #define TIM_ARR_ARR_Msk (0xFFFFUL << TIM_ARR_ARR_Pos) /*!< 0x0000FFFF */
Dstm32l031xx.h5296 #define TIM_ARR_ARR_Pos (0U) macro
5297 #define TIM_ARR_ARR_Msk (0xFFFFUL << TIM_ARR_ARR_Pos) /*!< 0x0000FFFF */
Dstm32l051xx.h5450 #define TIM_ARR_ARR_Pos (0U) macro
5451 #define TIM_ARR_ARR_Msk (0xFFFFUL << TIM_ARR_ARR_Pos) /*!< 0x0000FFFF */
Dstm32l010x4.h5046 #define TIM_ARR_ARR_Pos (0U) macro
5047 #define TIM_ARR_ARR_Msk (0xFFFFUL << TIM_ARR_ARR_Pos) /*!< 0x0000FFFF */
Dstm32l010x6.h5098 #define TIM_ARR_ARR_Pos (0U) macro
5099 #define TIM_ARR_ARR_Msk (0xFFFFUL << TIM_ARR_ARR_Pos) /*!< 0x0000FFFF */
Dstm32l081xx.h5764 #define TIM_ARR_ARR_Pos (0U) macro
5765 #define TIM_ARR_ARR_Msk (0xFFFFUL << TIM_ARR_ARR_Pos) /*!< 0x0000FFFF */

12345678910>>...12