Home
last modified time | relevance | path

Searched refs:TIMINGR2 (Results 1 – 20 of 20) sorted by relevance

/hal_stm32-latest/stm32cube/stm32n6xx/drivers/include/
Dstm32n6xx_ll_i3c.h1771 MODIFY_REG(I3Cx->TIMINGR2, I3C_TIMINGR2_STALL, (ControllerStallTime << I3C_TIMINGR2_STALL_Pos)); in LL_I3C_SetStallTime()
1782 return (uint32_t)(READ_BIT(I3Cx->TIMINGR2, I3C_TIMINGR2_STALL)); in LL_I3C_GetStallTime()
1794 SET_BIT(I3Cx->TIMINGR2, I3C_TIMINGR2_STALLA); in LL_I3C_EnableStallACK()
1806 CLEAR_BIT(I3Cx->TIMINGR2, I3C_TIMINGR2_STALLA); in LL_I3C_DisableStallACK()
1817 return ((READ_BIT(I3Cx->TIMINGR2, I3C_TIMINGR2_STALLA) == (I3C_TIMINGR2_STALLA)) ? 1UL : 0UL); in LL_I3C_IsEnabledStallACK()
1829 SET_BIT(I3Cx->TIMINGR2, I3C_TIMINGR2_STALLC); in LL_I3C_EnableStallParityCCC()
1841 CLEAR_BIT(I3Cx->TIMINGR2, I3C_TIMINGR2_STALLC); in LL_I3C_DisableStallParityCCC()
1852 return ((READ_BIT(I3Cx->TIMINGR2, I3C_TIMINGR2_STALLC) == (I3C_TIMINGR2_STALLC)) ? 1UL : 0UL); in LL_I3C_IsEnabledStallParityCCC()
1864 SET_BIT(I3Cx->TIMINGR2, I3C_TIMINGR2_STALLD); in LL_I3C_EnableStallParityData()
1876 CLEAR_BIT(I3Cx->TIMINGR2, I3C_TIMINGR2_STALLD); in LL_I3C_DisableStallParityData()
[all …]
/hal_stm32-latest/stm32cube/stm32h5xx/drivers/include/
Dstm32h5xx_ll_i3c.h1771 MODIFY_REG(I3Cx->TIMINGR2, I3C_TIMINGR2_STALL, (ControllerStallTime << I3C_TIMINGR2_STALL_Pos)); in LL_I3C_SetStallTime()
1782 return (uint32_t)(READ_BIT(I3Cx->TIMINGR2, I3C_TIMINGR2_STALL)); in LL_I3C_GetStallTime()
1794 SET_BIT(I3Cx->TIMINGR2, I3C_TIMINGR2_STALLA); in LL_I3C_EnableStallACK()
1806 CLEAR_BIT(I3Cx->TIMINGR2, I3C_TIMINGR2_STALLA); in LL_I3C_DisableStallACK()
1817 return ((READ_BIT(I3Cx->TIMINGR2, I3C_TIMINGR2_STALLA) == (I3C_TIMINGR2_STALLA)) ? 1UL : 0UL); in LL_I3C_IsEnabledStallACK()
1829 SET_BIT(I3Cx->TIMINGR2, I3C_TIMINGR2_STALLC); in LL_I3C_EnableStallParityCCC()
1841 CLEAR_BIT(I3Cx->TIMINGR2, I3C_TIMINGR2_STALLC); in LL_I3C_DisableStallParityCCC()
1852 return ((READ_BIT(I3Cx->TIMINGR2, I3C_TIMINGR2_STALLC) == (I3C_TIMINGR2_STALLC)) ? 1UL : 0UL); in LL_I3C_IsEnabledStallParityCCC()
1864 SET_BIT(I3Cx->TIMINGR2, I3C_TIMINGR2_STALLD); in LL_I3C_EnableStallParityData()
1876 CLEAR_BIT(I3Cx->TIMINGR2, I3C_TIMINGR2_STALLD); in LL_I3C_DisableStallParityData()
[all …]
/hal_stm32-latest/stm32cube/stm32h7rsxx/drivers/include/
Dstm32h7rsxx_ll_i3c.h1774 MODIFY_REG(I3Cx->TIMINGR2, I3C_TIMINGR2_STALL, (ControllerStallTime << I3C_TIMINGR2_STALL_Pos)); in LL_I3C_SetStallTime()
1785 return (uint32_t)(READ_BIT(I3Cx->TIMINGR2, I3C_TIMINGR2_STALL)); in LL_I3C_GetStallTime()
1797 SET_BIT(I3Cx->TIMINGR2, I3C_TIMINGR2_STALLA); in LL_I3C_EnableStallACK()
1809 CLEAR_BIT(I3Cx->TIMINGR2, I3C_TIMINGR2_STALLA); in LL_I3C_DisableStallACK()
1820 return ((READ_BIT(I3Cx->TIMINGR2, I3C_TIMINGR2_STALLA) == (I3C_TIMINGR2_STALLA)) ? 1UL : 0UL); in LL_I3C_IsEnabledStallACK()
1832 SET_BIT(I3Cx->TIMINGR2, I3C_TIMINGR2_STALLC); in LL_I3C_EnableStallParityCCC()
1844 CLEAR_BIT(I3Cx->TIMINGR2, I3C_TIMINGR2_STALLC); in LL_I3C_DisableStallParityCCC()
1855 return ((READ_BIT(I3Cx->TIMINGR2, I3C_TIMINGR2_STALLC) == (I3C_TIMINGR2_STALLC)) ? 1UL : 0UL); in LL_I3C_IsEnabledStallParityCCC()
1867 SET_BIT(I3Cx->TIMINGR2, I3C_TIMINGR2_STALLD); in LL_I3C_EnableStallParityData()
1879 CLEAR_BIT(I3Cx->TIMINGR2, I3C_TIMINGR2_STALLD); in LL_I3C_DisableStallParityData()
[all …]
/hal_stm32-latest/stm32cube/stm32n6xx/drivers/src/
Dstm32n6xx_hal_i3c.c1930 WRITE_REG(hi3c->Instance->TIMINGR2, timing2_value); in HAL_I3C_Ctrl_Config()
/hal_stm32-latest/stm32cube/stm32h7rsxx/drivers/src/
Dstm32h7rsxx_hal_i3c.c1930 WRITE_REG(hi3c->Instance->TIMINGR2, timing2_value); in HAL_I3C_Ctrl_Config()
/hal_stm32-latest/stm32cube/stm32h5xx/drivers/src/
Dstm32h5xx_hal_i3c.c1930 WRITE_REG(hi3c->Instance->TIMINGR2, timing2_value); in HAL_I3C_Ctrl_Config()
/hal_stm32-latest/stm32cube/stm32h5xx/soc/
Dstm32h503xx.h270 …__IO uint32_t TIMINGR2; /*!< I3C Timing 2 register, Address offset: 0xA8… member
Dstm32h523xx.h299 …__IO uint32_t TIMINGR2; /*!< I3C Timing 2 register, Address offset: 0xA8… member
Dstm32h562xx.h318 …__IO uint32_t TIMINGR2; /*!< I3C Timing 2 register, Address offset: 0xA8… member
Dstm32h533xx.h302 …__IO uint32_t TIMINGR2; /*!< I3C Timing 2 register, Address offset: 0xA8… member
Dstm32h573xx.h326 …__IO uint32_t TIMINGR2; /*!< I3C Timing 2 register, Address offset: 0xA8… member
Dstm32h563xx.h323 …__IO uint32_t TIMINGR2; /*!< I3C Timing 2 register, Address offset: 0xA8… member
/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h1068 …__IO uint32_t TIMINGR2; /*!< I3C Timing 2 register, Address offset: 0xA8… member
Dstm32h7s7xx.h1123 …__IO uint32_t TIMINGR2; /*!< I3C Timing 2 register, Address offset: 0xA8… member
Dstm32h7s3xx.h1116 …__IO uint32_t TIMINGR2; /*!< I3C Timing 2 register, Address offset: 0xA8… member
Dstm32h7r7xx.h1073 …__IO uint32_t TIMINGR2; /*!< I3C Timing 2 register, Address offset: 0xA8… member
/hal_stm32-latest/stm32cube/stm32n6xx/soc/
Dstm32n645xx.h1533 …__IO uint32_t TIMINGR2; /*!< I3C Timing 2 register, Address offset: 0xA8… member
Dstm32n657xx.h1610 …__IO uint32_t TIMINGR2; /*!< I3C Timing 2 register, Address offset: 0xA8… member
Dstm32n655xx.h1582 …__IO uint32_t TIMINGR2; /*!< I3C Timing 2 register, Address offset: 0xA8… member
Dstm32n647xx.h1561 …__IO uint32_t TIMINGR2; /*!< I3C Timing 2 register, Address offset: 0xA8… member