Home
last modified time | relevance | path

Searched refs:SPI_I2SCFGR_ODD_Pos (Results 1 – 25 of 74) sorted by relevance

123

/hal_stm32-latest/stm32cube/stm32h7rsxx/drivers/src/
Dstm32h7rsxx_ll_spi.c685 (i2sodd << SPI_I2SCFGR_ODD_Pos) | (i2sdiv << SPI_I2SCFGR_I2SDIV_Pos)); in LL_I2S_Init()
731 (PrescalerParity << SPI_I2SCFGR_ODD_Pos)); in LL_I2S_ConfigPrescaler()
Dstm32h7rsxx_hal_i2s.c421 ((i2sdiv << SPI_I2SCFGR_I2SDIV_Pos) | (i2sodd << SPI_I2SCFGR_ODD_Pos))); in HAL_I2S_Init()
/hal_stm32-latest/stm32cube/stm32mp1xx/drivers/src/
Dstm32mp1xx_ll_spi.c693 (i2sodd << SPI_I2SCFGR_ODD_Pos) | (i2sdiv << SPI_I2SCFGR_I2SDIV_Pos)); in LL_I2S_Init()
739 (PrescalerParity << SPI_I2SCFGR_ODD_Pos)); in LL_I2S_ConfigPrescaler()
/hal_stm32-latest/stm32cube/stm32n6xx/drivers/src/
Dstm32n6xx_ll_spi.c692 (i2sodd << SPI_I2SCFGR_ODD_Pos) | (i2sdiv << SPI_I2SCFGR_I2SDIV_Pos)); in LL_I2S_Init()
738 (PrescalerParity << SPI_I2SCFGR_ODD_Pos)); in LL_I2S_ConfigPrescaler()
Dstm32n6xx_hal_i2s.c425 ((i2sdiv << SPI_I2SCFGR_I2SDIV_Pos) | (i2sodd << SPI_I2SCFGR_ODD_Pos))); in HAL_I2S_Init()
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/src/
Dstm32h7xx_ll_spi.c687 (i2sodd << SPI_I2SCFGR_ODD_Pos) | (i2sdiv << SPI_I2SCFGR_I2SDIV_Pos)); in LL_I2S_Init()
733 (PrescalerParity << SPI_I2SCFGR_ODD_Pos)); in LL_I2S_ConfigPrescaler()
Dstm32h7xx_hal_i2s.c424 ((i2sdiv << SPI_I2SCFGR_I2SDIV_Pos) | (i2sodd << SPI_I2SCFGR_ODD_Pos))); in HAL_I2S_Init()
/hal_stm32-latest/stm32cube/stm32h5xx/drivers/src/
Dstm32h5xx_ll_spi.c688 (i2sodd << SPI_I2SCFGR_ODD_Pos) | (i2sdiv << SPI_I2SCFGR_I2SDIV_Pos)); in LL_I2S_Init()
734 (PrescalerParity << SPI_I2SCFGR_ODD_Pos)); in LL_I2S_ConfigPrescaler()
Dstm32h5xx_hal_i2s.c421 ((i2sdiv << SPI_I2SCFGR_I2SDIV_Pos) | (i2sodd << SPI_I2SCFGR_ODD_Pos))); in HAL_I2S_Init()
/hal_stm32-latest/stm32cube/stm32h5xx/drivers/include/
Dstm32h5xx_ll_spi.h3176 MODIFY_REG(SPIx->I2SCFGR, SPI_I2SCFGR_ODD, PrescalerParity << SPI_I2SCFGR_ODD_Pos); in LL_I2S_SetPrescalerParity()
3189 return (uint32_t)(READ_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_ODD) >> SPI_I2SCFGR_ODD_Pos); in LL_I2S_GetPrescalerParity()
/hal_stm32-latest/stm32cube/stm32mp1xx/drivers/include/
Dstm32mp1xx_ll_spi.h3292 MODIFY_REG(SPIx->I2SCFGR, SPI_I2SCFGR_ODD, PrescalerParity << SPI_I2SCFGR_ODD_Pos); in LL_I2S_SetPrescalerParity()
3305 return (uint32_t)(READ_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_ODD) >> SPI_I2SCFGR_ODD_Pos); in LL_I2S_GetPrescalerParity()
/hal_stm32-latest/stm32cube/stm32h7rsxx/drivers/include/
Dstm32h7rsxx_ll_spi.h3176 MODIFY_REG(SPIx->I2SCFGR, SPI_I2SCFGR_ODD, PrescalerParity << SPI_I2SCFGR_ODD_Pos); in LL_I2S_SetPrescalerParity()
3189 return (uint32_t)(READ_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_ODD) >> SPI_I2SCFGR_ODD_Pos); in LL_I2S_GetPrescalerParity()
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/include/
Dstm32h7xx_ll_spi.h3295 MODIFY_REG(SPIx->I2SCFGR, SPI_I2SCFGR_ODD, PrescalerParity << SPI_I2SCFGR_ODD_Pos); in LL_I2S_SetPrescalerParity()
3308 return (uint32_t)(READ_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_ODD) >> SPI_I2SCFGR_ODD_Pos); in LL_I2S_GetPrescalerParity()
/hal_stm32-latest/stm32cube/stm32n6xx/drivers/include/
Dstm32n6xx_ll_spi.h3176 MODIFY_REG(SPIx->I2SCFGR, SPI_I2SCFGR_ODD, PrescalerParity << SPI_I2SCFGR_ODD_Pos); in LL_I2S_SetPrescalerParity()
3189 return (uint32_t)(READ_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_ODD) >> SPI_I2SCFGR_ODD_Pos); in LL_I2S_GetPrescalerParity()
/hal_stm32-latest/stm32cube/stm32h5xx/soc/
Dstm32h503xx.h12787 #define SPI_I2SCFGR_ODD_Pos (24U) macro
12788 #define SPI_I2SCFGR_ODD_Msk (0x1UL << SPI_I2SCFGR_ODD_Pos) /*!< 0x01000000 */
Dstm32h523xx.h18773 #define SPI_I2SCFGR_ODD_Pos (24U) macro
18774 #define SPI_I2SCFGR_ODD_Msk (0x1UL << SPI_I2SCFGR_ODD_Pos) /*!< 0x01000000 */
Dstm32h562xx.h20317 #define SPI_I2SCFGR_ODD_Pos (24U) macro
20318 #define SPI_I2SCFGR_ODD_Msk (0x1UL << SPI_I2SCFGR_ODD_Pos) /*!< 0x01000000 */
Dstm32h533xx.h19366 #define SPI_I2SCFGR_ODD_Pos (24U) macro
19367 #define SPI_I2SCFGR_ODD_Msk (0x1UL << SPI_I2SCFGR_ODD_Pos) /*!< 0x01000000 */
/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h7a3xx.h17091 #define SPI_I2SCFGR_ODD_Pos (24U) macro
17092 #define SPI_I2SCFGR_ODD_Msk (0x1UL << SPI_I2SCFGR_ODD_Pos) /*!< 0x01000000 */
Dstm32h7b0xx.h17571 #define SPI_I2SCFGR_ODD_Pos (24U) macro
17572 #define SPI_I2SCFGR_ODD_Msk (0x1UL << SPI_I2SCFGR_ODD_Pos) /*!< 0x01000000 */
Dstm32h7b0xxq.h17583 #define SPI_I2SCFGR_ODD_Pos (24U) macro
17584 #define SPI_I2SCFGR_ODD_Msk (0x1UL << SPI_I2SCFGR_ODD_Pos) /*!< 0x01000000 */
Dstm32h7a3xxq.h17103 #define SPI_I2SCFGR_ODD_Pos (24U) macro
17104 #define SPI_I2SCFGR_ODD_Msk (0x1UL << SPI_I2SCFGR_ODD_Pos) /*!< 0x01000000 */
Dstm32h7b3xx.h17578 #define SPI_I2SCFGR_ODD_Pos (24U) macro
17579 #define SPI_I2SCFGR_ODD_Msk (0x1UL << SPI_I2SCFGR_ODD_Pos) /*!< 0x01000000 */
Dstm32h7b3xxq.h17590 #define SPI_I2SCFGR_ODD_Pos (24U) macro
17591 #define SPI_I2SCFGR_ODD_Msk (0x1UL << SPI_I2SCFGR_ODD_Pos) /*!< 0x01000000 */
/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h18811 #define SPI_I2SCFGR_ODD_Pos (24U) macro
18812 #define SPI_I2SCFGR_ODD_Msk (0x1UL << SPI_I2SCFGR_ODD_Pos) /*!< 0x01000000…

123