/hal_stm32-latest/stm32cube/stm32wbaxx/drivers/src/ |
D | stm32wbaxx_hal_rcc.c | 810 …tmpreg2 &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1RGE | RCC_PLL1CFGR_PLL1FRACEN | RCC_PLL1CFGR_… in HAL_RCC_OscConfig() 866 CLEAR_BIT(RCC->PLL1CFGR, (RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | \ in HAL_RCC_OscConfig() 883 if (((tmpreg1 & RCC_PLL1CFGR_PLL1SRC) != RCC_OscInitStruct->PLL1.PLLSource) || in HAL_RCC_OscConfig() 1488 RCC_OscInitStruct->PLL1.PLLSource = (regvalue & RCC_PLL1CFGR_PLL1SRC); in HAL_RCC_GetOscConfig() 1791 switch (tmpreg1 & RCC_PLL1CFGR_PLL1SRC) in RCC_PLL1_GetVCOOutputFreq()
|
/hal_stm32-latest/stm32cube/stm32wbaxx/drivers/include/ |
D | stm32wbaxx_ll_rcc.h | 2310 …MODIFY_REG(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1M, Source | ((PLLM - 1UL) << RCC… in LL_RCC_PLL1_ConfigDomain_PLL1R() 2333 …MODIFY_REG(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1M, Source | ((PLLM - 1UL) << RCC… in LL_RCC_PLL1_ConfigDomain_PLL1P() 2356 …MODIFY_REG(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1M, Source | ((PLLM - 1UL) << RCC… in LL_RCC_PLL1_ConfigDomain_PLL1Q() 2371 MODIFY_REG(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1SRC, PLL1Source); in LL_RCC_PLL1_SetMainSource() 2384 return (uint32_t)(READ_BIT(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1SRC)); in LL_RCC_PLL1_GetMainSource()
|
D | stm32wbaxx_hal_rcc.h | 2026 …MODIFY_REG(RCC->PLL1CFGR, (RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1M), ((__PLL1SOURCE__) | (((__PL… 2042 MODIFY_REG(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1SRC, (__PLL1SOURCE__)) 2081 #define __HAL_RCC_GET_PLL1_OSCSOURCE() (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC)
|
/hal_stm32-latest/stm32cube/stm32h5xx/drivers/src/ |
D | stm32h5xx_hal_rcc.c | 943 …RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CF… in HAL_RCC_OscConfig() 953 (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) || in HAL_RCC_OscConfig() 1431 pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC); in HAL_RCC_GetSysClockFreq() 1604 pOscInitStruct->PLL.PLLSource = (uint32_t)(reg1val & RCC_PLL1CFGR_PLL1SRC); in HAL_RCC_GetOscConfig()
|
D | stm32h5xx_hal_rcc_ex.c | 2793 pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC); in HAL_RCCEx_GetPLL1ClockFreq()
|
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/src/ |
D | stm32u5xx_hal_rcc.c | 1263 …RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CF… in HAL_RCC_OscConfig() 1273 (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) || in HAL_RCC_OscConfig() 1772 pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC); in HAL_RCC_GetSysClockFreq() 1940 pRCC_OscInitStruct->PLL.PLLSource = (uint32_t)(reg1val & RCC_PLL1CFGR_PLL1SRC); in HAL_RCC_GetOscConfig()
|
D | stm32u5xx_hal_rcc_ex.c | 1508 pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC); in HAL_RCCEx_GetPLL1ClockFreq()
|
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/ |
D | stm32u5xx_ll_rcc.h | 3892 MODIFY_REG(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1M, Source | \ in LL_RCC_PLL1_ConfigDomain_SYS() 3920 MODIFY_REG(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1M, Source | \ in LL_RCC_PLL1_ConfigDomain_SAI() 3948 MODIFY_REG(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1M, Source | \ in LL_RCC_PLL1_ConfigDomain_48M() 3968 MODIFY_REG(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1SRC, PLL1Source); in LL_RCC_PLL1_SetMainSource() 3983 return (uint32_t)(READ_BIT(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1SRC)); in LL_RCC_PLL1_GetMainSource()
|
D | stm32u5xx_hal_rcc.h | 4453 do{ MODIFY_REG(RCC->PLL1CFGR,(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1M|\ 4474 …CC_PLL_PLLSOURCE_CONFIG(__PLL1SOURCE__) MODIFY_REG(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1SRC, (__PLL1SOU… 4509 #define __HAL_RCC_GET_PLL_OSCSOURCE() ((uint32_t)(RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC))
|
/hal_stm32-latest/stm32cube/stm32u5xx/soc/ |
D | system_stm32u5xx.c | 310 pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC); in SystemCoreClockUpdate()
|
D | system_stm32u5xx_s.c | 333 pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC); in SystemCoreClockUpdate()
|
D | stm32u545xx.h | 14475 #define RCC_PLL1CFGR_PLL1SRC RCC_PLL1CFGR_PLL1SRC_Msk /*!< PLL1SRC[1:… macro
|
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/ |
D | system_stm32wbaxx.c | 333 pllsource = (tmp1 & RCC_PLL1CFGR_PLL1SRC); in SystemCoreClockUpdate()
|
D | system_stm32wbaxx_s.c | 355 pllsource = (tmp1 & RCC_PLL1CFGR_PLL1SRC); in SystemCoreClockUpdate()
|
D | stm32wba50xx.h | 5992 #define RCC_PLL1CFGR_PLL1SRC RCC_PLL1CFGR_PLL1SRC_Msk macro
|
D | stm32wba52xx.h | 9766 #define RCC_PLL1CFGR_PLL1SRC RCC_PLL1CFGR_PLL1SRC_Msk macro
|
D | stm32wba54xx.h | 10038 #define RCC_PLL1CFGR_PLL1SRC RCC_PLL1CFGR_PLL1SRC_Msk macro
|
D | stm32wba5mxx.h | 10056 #define RCC_PLL1CFGR_PLL1SRC RCC_PLL1CFGR_PLL1SRC_Msk macro
|
D | stm32wba55xx.h | 10056 #define RCC_PLL1CFGR_PLL1SRC RCC_PLL1CFGR_PLL1SRC_Msk macro
|
/hal_stm32-latest/stm32cube/stm32h5xx/soc/ |
D | system_stm32h5xx.c | 345 pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC); in SystemCoreClockUpdate()
|
D | system_stm32h5xx_s.c | 359 pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC); in SystemCoreClockUpdate()
|
D | stm32h503xx.h | 8487 #define RCC_PLL1CFGR_PLL1SRC RCC_PLL1CFGR_PLL1SRC_Msk macro
|
D | stm32h523xx.h | 12627 #define RCC_PLL1CFGR_PLL1SRC RCC_PLL1CFGR_PLL1SRC_Msk macro
|
/hal_stm32-latest/stm32cube/stm32h5xx/drivers/include/ |
D | stm32h5xx_ll_rcc.h | 4329 …MODIFY_REG(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1M, Source | (PLL1M << RCC_PLL1CF… in LL_RCC_PLL1_ConfigDomain_SYS() 4346 MODIFY_REG(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1SRC, PLL1Source); in LL_RCC_PLL1_SetSource() 4360 return (uint32_t)(READ_BIT(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1SRC)); in LL_RCC_PLL1_GetSource()
|
D | stm32h5xx_hal_rcc.h | 4578 do{ MODIFY_REG(RCC->PLL1CFGR, (RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1M), \ 4596 MODIFY_REG(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1SRC, (__PLL1SOURCE__)) 4663 #define __HAL_RCC_GET_PLL1_OSCSOURCE() ((uint32_t)(RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC))
|