| /hal_stm32-latest/stm32cube/stm32wbaxx/drivers/include/ |
| D | stm32wbaxx_ll_rcc.h | 2600 SET_BIT(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1FRACEN); in LL_RCC_PLL1FRACN_Enable()
2610 …return ((READ_BIT(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1FRACEN) == RCC_PLL1CFGR_PLL1FRACEN) ? 1UL : 0UL); in LL_RCC_PLL1FRACN_IsEnabled()
2620 CLEAR_BIT(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1FRACEN); in LL_RCC_PLL1FRACN_Disable()
|
| D | stm32wbaxx_hal_rcc.h | 2060 #define __HAL_RCC_PLL1_FRACN_ENABLE() SET_BIT(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1FRACEN)
2061 …fine __HAL_RCC_PLL1_FRACN_DISABLE() CLEAR_BIT(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1FRACEN)
|
| /hal_stm32-latest/stm32cube/stm32wbaxx/drivers/src/ |
| D | stm32wbaxx_hal_rcc.c | 810 …tmpreg2 &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1RGE | RCC_PLL1CFGR_PLL1FRACEN | RCC_PLL1CFGR_… in HAL_RCC_OscConfig()
1492 if ((regvalue & RCC_PLL1CFGR_PLL1FRACEN) != 0x00u) in HAL_RCC_GetOscConfig()
1780 if ((tmpreg1 & RCC_PLL1CFGR_PLL1FRACEN) != 0x00u) in RCC_PLL1_GetVCOOutputFreq()
|
| /hal_stm32-latest/stm32cube/stm32u5xx/soc/ |
| D | system_stm32u5xx.c | 312 pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN)>>RCC_PLL1CFGR_PLL1FRACEN_Pos); in SystemCoreClockUpdate()
|
| D | system_stm32u5xx_s.c | 335 pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN)>>RCC_PLL1CFGR_PLL1FRACEN_Pos); in SystemCoreClockUpdate()
|
| D | stm32u545xx.h | 14485 #define RCC_PLL1CFGR_PLL1FRACEN RCC_PLL1CFGR_PLL1FRACEN_Msk /*!< PLL1 Fract… macro
|
| /hal_stm32-latest/stm32cube/stm32wbaxx/soc/ |
| D | system_stm32wbaxx.c | 323 if ((tmp1 & RCC_PLL1CFGR_PLL1FRACEN) != 0x00u) in SystemCoreClockUpdate()
|
| D | system_stm32wbaxx_s.c | 345 if ((tmp1 & RCC_PLL1CFGR_PLL1FRACEN) != 0x00u) in SystemCoreClockUpdate()
|
| D | stm32wba50xx.h | 6002 #define RCC_PLL1CFGR_PLL1FRACEN RCC_PLL1CFGR_PLL1FRACEN_Msk macro
|
| D | stm32wba52xx.h | 9776 #define RCC_PLL1CFGR_PLL1FRACEN RCC_PLL1CFGR_PLL1FRACEN_Msk macro
|
| D | stm32wba54xx.h | 10048 #define RCC_PLL1CFGR_PLL1FRACEN RCC_PLL1CFGR_PLL1FRACEN_Msk macro
|
| D | stm32wba5mxx.h | 10066 #define RCC_PLL1CFGR_PLL1FRACEN RCC_PLL1CFGR_PLL1FRACEN_Msk macro
|
| D | stm32wba55xx.h | 10066 #define RCC_PLL1CFGR_PLL1FRACEN RCC_PLL1CFGR_PLL1FRACEN_Msk macro
|
| /hal_stm32-latest/stm32cube/stm32h5xx/drivers/include/ |
| D | stm32h5xx_ll_rcc.h | 4477 SET_BIT(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1FRACEN); in LL_RCC_PLL1FRACN_Enable()
4487 …return ((READ_BIT(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1FRACEN) == RCC_PLL1CFGR_PLL1FRACEN) ? 1UL : 0UL); in LL_RCC_PLL1FRACN_IsEnabled()
4497 CLEAR_BIT(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1FRACEN); in LL_RCC_PLL1FRACN_Disable()
|
| D | stm32h5xx_hal_rcc.h | 4539 #define __HAL_RCC_PLL1_FRACN_ENABLE() SET_BIT(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1FRACEN)
4541 #define __HAL_RCC_PLL1_FRACN_DISABLE() CLEAR_BIT(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1FRACEN)
|
| /hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/ |
| D | stm32u5xx_ll_rcc.h | 4220 SET_BIT(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1FRACEN); in LL_RCC_PLL1FRACN_Enable()
4231 …return ((READ_BIT(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1FRACEN) == RCC_PLL1CFGR_PLL1FRACEN) ? 1UL : 0UL); in LL_RCC_PLL1FRACN_IsEnabled()
4242 CLEAR_BIT(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1FRACEN); in LL_RCC_PLL1FRACN_Disable()
|
| D | stm32u5xx_hal_rcc.h | 4412 #define __HAL_RCC_PLL_FRACN_ENABLE() SET_BIT(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1FRACEN)
4414 #define __HAL_RCC_PLL_FRACN_DISABLE() CLEAR_BIT(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1FRACEN)
|
| /hal_stm32-latest/stm32cube/stm32h5xx/soc/ |
| D | system_stm32h5xx.c | 347 pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN)>>RCC_PLL1CFGR_PLL1FRACEN_Pos); in SystemCoreClockUpdate()
|
| D | system_stm32h5xx_s.c | 361 pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN)>>RCC_PLL1CFGR_PLL1FRACEN_Pos); in SystemCoreClockUpdate()
|
| D | stm32h503xx.h | 8497 #define RCC_PLL1CFGR_PLL1FRACEN RCC_PLL1CFGR_PLL1FRACEN_Msk macro
|
| D | stm32h523xx.h | 12637 #define RCC_PLL1CFGR_PLL1FRACEN RCC_PLL1CFGR_PLL1FRACEN_Msk macro
|
| /hal_stm32-latest/stm32cube/stm32h5xx/drivers/src/ |
| D | stm32h5xx_hal_rcc.c | 1433 pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos); in HAL_RCC_GetSysClockFreq()
|
| D | stm32h5xx_hal_rcc_ex.c | 2795 pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos); in HAL_RCCEx_GetPLL1ClockFreq()
|
| /hal_stm32-latest/stm32cube/stm32u5xx/drivers/src/ |
| D | stm32u5xx_hal_rcc.c | 1774 pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos); in HAL_RCC_GetSysClockFreq()
|
| D | stm32u5xx_hal_rcc_ex.c | 1510 pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos); in HAL_RCCEx_GetPLL1ClockFreq()
|
