Home
last modified time | relevance | path

Searched refs:RCC_APB2ENR_TIM9EN (Results 1 – 25 of 86) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f4xx/drivers/include/
Dstm32f4xx_hal_rcc.h606 SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN);\
608 tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN);\
625 #define __HAL_RCC_TIM9_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM9EN))
644 #define __HAL_RCC_TIM9_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM9EN)) != RESET)
653 #define __HAL_RCC_TIM9_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM9EN)) == RESET)
Dstm32f4xx_ll_bus.h306 #define LL_APB2_GRP1_PERIPH_TIM9 RCC_APB2ENR_TIM9EN
/hal_stm32-latest/stm32cube/stm32l1xx/drivers/include/
Dstm32l1xx_hal_rcc.h862 SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN);\
864 tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN);\
904 #define __HAL_RCC_TIM9_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM9EN))
1185 #define __HAL_RCC_TIM9_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM9EN)) != 0U)
1192 #define __HAL_RCC_TIM9_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM9EN)) == 0U)
Dstm32l1xx_ll_bus.h151 #define LL_APB2_GRP1_PERIPH_TIM9 RCC_APB2ENR_TIM9EN
/hal_stm32-latest/stm32cube/stm32f1xx/drivers/include/
Dstm32f1xx_hal_rcc_ex.h1288 SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN);\
1290 tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN);\
1310 #define __HAL_RCC_TIM9_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM9EN))
1368 #define __HAL_RCC_TIM9_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM9EN)) != RESET)
1369 #define __HAL_RCC_TIM9_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM9EN)) == RESET)
Dstm32f1xx_ll_bus.h216 #define LL_APB2_GRP1_PERIPH_TIM9 RCC_APB2ENR_TIM9EN
/hal_stm32-latest/stm32cube/stm32f2xx/drivers/include/
Dstm32f2xx_hal_rcc.h981 SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN);\
983 tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN);\
1010 #define __HAL_RCC_TIM9_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM9EN))
1034 #define __HAL_RCC_TIM9_IS_CLK_ENABLED() ((RCC->APB2ENR &(RCC_APB2ENR_TIM9EN))!= RESET)
1048 #define __HAL_RCC_TIM9_IS_CLK_DISABLED() ((RCC->APB2ENR &(RCC_APB2ENR_TIM9EN))== RESET)
Dstm32f2xx_ll_bus.h171 #define LL_APB2_GRP1_PERIPH_TIM9 RCC_APB2ENR_TIM9EN
/hal_stm32-latest/stm32cube/stm32f7xx/drivers/include/
Dstm32f7xx_hal_rcc_ex.h1299 SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN);\
1301 tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN);\
1418 #define __HAL_RCC_TIM9_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM9EN))
1673 #define __HAL_RCC_TIM9_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM9EN)) != RESET)
1714 #define __HAL_RCC_TIM9_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM9EN)) == RESET)
Dstm32f7xx_ll_bus.h213 #define LL_APB2_GRP1_PERIPH_TIM9 RCC_APB2ENR_TIM9EN
/hal_stm32-latest/stm32cube/stm32h7rsxx/drivers/include/
Dstm32h7rsxx_ll_bus.h212 #define LL_APB2_GRP1_PERIPH_TIM9 RCC_APB2ENR_TIM9EN
Dstm32h7rsxx_hal_rcc.h1699 SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN);\
1743 #define __HAL_RCC_TIM9_CLK_DISABLE() CLEAR_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN)
2161 #define __HAL_RCC_TIM9_IS_CLK_ENABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN) != 0U)
/hal_stm32-latest/stm32cube/stm32n6xx/drivers/include/
Dstm32n6xx_ll_bus.h310 #define LL_APB2_GRP1_PERIPH_TIM9 RCC_APB2ENR_TIM9EN
/hal_stm32-latest/stm32cube/stm32f1xx/soc/
Dstm32f101xg.h1601 #define RCC_APB2ENR_TIM9EN RCC_APB2ENR_TIM9EN_Msk /*!< TIM9 Timer cloc… macro
/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h4671 #define RCC_APB2ENR_TIM9EN RCC_APB2ENR_TIM9EN_Msk macro
Dstm32f410rx.h4675 #define RCC_APB2ENR_TIM9EN RCC_APB2ENR_TIM9EN_Msk macro
Dstm32f410tx.h4646 #define RCC_APB2ENR_TIM9EN RCC_APB2ENR_TIM9EN_Msk macro
/hal_stm32-latest/stm32cube/stm32l1xx/soc/
Dstm32l152xb.h4296 #define RCC_APB2ENR_TIM9EN RCC_APB2ENR_TIM9EN_Msk /*!< TIM9 interface … macro
Dstm32l152xba.h4304 #define RCC_APB2ENR_TIM9EN RCC_APB2ENR_TIM9EN_Msk /*!< TIM9 interface … macro
Dstm32l100xba.h4292 #define RCC_APB2ENR_TIM9EN RCC_APB2ENR_TIM9EN_Msk /*!< TIM9 interface … macro
Dstm32l100xb.h4272 #define RCC_APB2ENR_TIM9EN RCC_APB2ENR_TIM9EN_Msk /*!< TIM9 interface … macro
Dstm32l151xb.h4160 #define RCC_APB2ENR_TIM9EN RCC_APB2ENR_TIM9EN_Msk /*!< TIM9 interface … macro
Dstm32l151xba.h4183 #define RCC_APB2ENR_TIM9EN RCC_APB2ENR_TIM9EN_Msk /*!< TIM9 interface … macro
Dstm32l100xc.h4403 #define RCC_APB2ENR_TIM9EN RCC_APB2ENR_TIM9EN_Msk /*!< TIM9 interface … macro
Dstm32l151xc.h4462 #define RCC_APB2ENR_TIM9EN RCC_APB2ENR_TIM9EN_Msk /*!< TIM9 interface … macro

1234