/hal_stm32-latest/stm32cube/stm32wbaxx/soc/ |
D | stm32wba50xx.h | 6227 #define RCC_AHB1ENR_TSCEN_Pos (16U) macro 6228 #define RCC_AHB1ENR_TSCEN_Msk (0x1UL << RCC_AHB1ENR_TSCEN_Pos) /*!< 0x00010000…
|
D | stm32wba52xx.h | 10024 #define RCC_AHB1ENR_TSCEN_Pos (16U) macro 10025 #define RCC_AHB1ENR_TSCEN_Msk (0x1UL << RCC_AHB1ENR_TSCEN_Pos) /*!< 0x00010000…
|
D | stm32wba54xx.h | 10314 #define RCC_AHB1ENR_TSCEN_Pos (16U) macro 10315 #define RCC_AHB1ENR_TSCEN_Msk (0x1UL << RCC_AHB1ENR_TSCEN_Pos) /*!< 0x00010000…
|
D | stm32wba5mxx.h | 10332 #define RCC_AHB1ENR_TSCEN_Pos (16U) macro 10333 #define RCC_AHB1ENR_TSCEN_Msk (0x1UL << RCC_AHB1ENR_TSCEN_Pos) /*!< 0x00010000…
|
D | stm32wba55xx.h | 10332 #define RCC_AHB1ENR_TSCEN_Pos (16U) macro 10333 #define RCC_AHB1ENR_TSCEN_Msk (0x1UL << RCC_AHB1ENR_TSCEN_Pos) /*!< 0x00010000…
|
/hal_stm32-latest/stm32cube/stm32wbxx/soc/ |
D | stm32wb1mxx.h | 6439 #define RCC_AHB1ENR_TSCEN_Pos (16U) macro 6440 #define RCC_AHB1ENR_TSCEN_Msk (0x1UL << RCC_AHB1ENR_TSCEN_Pos) /*!< 0x00010000 */
|
D | stm32wb55xx.h | 7851 #define RCC_AHB1ENR_TSCEN_Pos (16U) macro 7852 #define RCC_AHB1ENR_TSCEN_Msk (0x1UL << RCC_AHB1ENR_TSCEN_Pos) /*!< 0x00010000 */
|
D | stm32wb5mxx.h | 7851 #define RCC_AHB1ENR_TSCEN_Pos (16U) macro 7852 #define RCC_AHB1ENR_TSCEN_Msk (0x1UL << RCC_AHB1ENR_TSCEN_Pos) /*!< 0x00010000 */
|
/hal_stm32-latest/stm32cube/stm32wbxx/soc/Include/ |
D | stm32wb10xx.h | 6285 #define RCC_AHB1ENR_TSCEN_Pos (16U) macro 6286 #define RCC_AHB1ENR_TSCEN_Msk (0x1UL << RCC_AHB1ENR_TSCEN_Pos) /*!< 0x00010000 */
|
D | stm32wb15xx.h | 6439 #define RCC_AHB1ENR_TSCEN_Pos (16U) macro 6440 #define RCC_AHB1ENR_TSCEN_Msk (0x1UL << RCC_AHB1ENR_TSCEN_Pos) /*!< 0x00010000 */
|
/hal_stm32-latest/stm32cube/stm32l4xx/soc/ |
D | stm32l422xx.h | 6096 #define RCC_AHB1ENR_TSCEN_Pos (16U) macro 6097 #define RCC_AHB1ENR_TSCEN_Msk (0x1UL << RCC_AHB1ENR_TSCEN_Pos) /*!< 0x00010000 */
|
D | stm32l412xx.h | 5877 #define RCC_AHB1ENR_TSCEN_Pos (16U) macro 5878 #define RCC_AHB1ENR_TSCEN_Msk (0x1UL << RCC_AHB1ENR_TSCEN_Pos) /*!< 0x00010000 */
|
D | stm32l433xx.h | 9853 #define RCC_AHB1ENR_TSCEN_Pos (16U) macro 9854 #define RCC_AHB1ENR_TSCEN_Msk (0x1UL << RCC_AHB1ENR_TSCEN_Pos) /*!< 0x00010000 */
|
D | stm32l451xx.h | 10014 #define RCC_AHB1ENR_TSCEN_Pos (16U) macro 10015 #define RCC_AHB1ENR_TSCEN_Msk (0x1UL << RCC_AHB1ENR_TSCEN_Pos) /*!< 0x00010000 */
|
D | stm32l442xx.h | 9620 #define RCC_AHB1ENR_TSCEN_Pos (16U) macro 9621 #define RCC_AHB1ENR_TSCEN_Msk (0x1UL << RCC_AHB1ENR_TSCEN_Pos) /*!< 0x00010000 */
|
D | stm32l431xx.h | 9755 #define RCC_AHB1ENR_TSCEN_Pos (16U) macro 9756 #define RCC_AHB1ENR_TSCEN_Msk (0x1UL << RCC_AHB1ENR_TSCEN_Pos) /*!< 0x00010000 */
|
D | stm32l432xx.h | 9401 #define RCC_AHB1ENR_TSCEN_Pos (16U) macro 9402 #define RCC_AHB1ENR_TSCEN_Msk (0x1UL << RCC_AHB1ENR_TSCEN_Pos) /*!< 0x00010000 */
|
D | stm32l443xx.h | 10072 #define RCC_AHB1ENR_TSCEN_Pos (16U) macro 10073 #define RCC_AHB1ENR_TSCEN_Msk (0x1UL << RCC_AHB1ENR_TSCEN_Pos) /*!< 0x00010000 */
|
D | stm32l471xx.h | 10961 #define RCC_AHB1ENR_TSCEN_Pos (16U) macro 10962 #define RCC_AHB1ENR_TSCEN_Msk (0x1UL << RCC_AHB1ENR_TSCEN_Pos) /*!< 0x00010000 */
|
D | stm32l452xx.h | 10086 #define RCC_AHB1ENR_TSCEN_Pos (16U) macro 10087 #define RCC_AHB1ENR_TSCEN_Msk (0x1UL << RCC_AHB1ENR_TSCEN_Pos) /*!< 0x00010000 */
|
D | stm32l462xx.h | 10305 #define RCC_AHB1ENR_TSCEN_Pos (16U) macro 10306 #define RCC_AHB1ENR_TSCEN_Msk (0x1UL << RCC_AHB1ENR_TSCEN_Pos) /*!< 0x00010000 */
|
D | stm32l475xx.h | 11125 #define RCC_AHB1ENR_TSCEN_Pos (16U) macro 11126 #define RCC_AHB1ENR_TSCEN_Msk (0x1UL << RCC_AHB1ENR_TSCEN_Pos) /*!< 0x00010000 */
|
D | stm32l476xx.h | 11157 #define RCC_AHB1ENR_TSCEN_Pos (16U) macro 11158 #define RCC_AHB1ENR_TSCEN_Msk (0x1UL << RCC_AHB1ENR_TSCEN_Pos) /*!< 0x00010000 */
|
D | stm32l486xx.h | 11370 #define RCC_AHB1ENR_TSCEN_Pos (16U) macro 11371 #define RCC_AHB1ENR_TSCEN_Msk (0x1UL << RCC_AHB1ENR_TSCEN_Pos) /*!< 0x00010000 */
|
D | stm32l485xx.h | 11344 #define RCC_AHB1ENR_TSCEN_Pos (16U) macro 11345 #define RCC_AHB1ENR_TSCEN_Msk (0x1UL << RCC_AHB1ENR_TSCEN_Pos) /*!< 0x00010000 */
|