Home
last modified time | relevance | path

Searched refs:RCC_AHB1ENR_TSCEN (Results 1 – 25 of 58) sorted by relevance

123

/hal_stm32-latest/stm32cube/stm32wbaxx/drivers/include/
Dstm32wbaxx_hal_rcc.h595 SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN); \
597 … tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN); \
631 #define __HAL_RCC_TSC_CLK_DISABLE() CLEAR_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN)
1081 #define __HAL_RCC_TSC_IS_CLK_ENABLED() (READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN) != 0U)
Dstm32wbaxx_ll_bus.h76 #define LL_AHB1_GRP1_PERIPH_TSC RCC_AHB1ENR_TSCEN
/hal_stm32-latest/stm32cube/stm32l5xx/drivers/include/
Dstm32l5xx_hal_rcc.h693 SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN); \
695 … tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN); \
718 #define __HAL_RCC_TSC_CLK_DISABLE() CLEAR_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN)
1376 #define __HAL_RCC_TSC_IS_CLK_ENABLED() (READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN) != 0U)
1391 #define __HAL_RCC_TSC_IS_CLK_DISABLED() (READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN) == 0U)
Dstm32l5xx_ll_bus.h76 #define LL_AHB1_GRP1_PERIPH_TSC RCC_AHB1ENR_TSCEN
/hal_stm32-latest/stm32cube/stm32l4xx/drivers/include/
Dstm32l4xx_hal_rcc.h681 SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN); \
683 … tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN); \
720 #define __HAL_RCC_TSC_CLK_DISABLE() CLEAR_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN)
1658 #define __HAL_RCC_TSC_IS_CLK_ENABLED() (READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN) != 0U)
1681 #define __HAL_RCC_TSC_IS_CLK_DISABLED() (READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN) == 0U)
Dstm32l4xx_ll_bus.h80 #define LL_AHB1_GRP1_PERIPH_TSC RCC_AHB1ENR_TSCEN
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_hal_rcc.h698 SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN); \
700 … tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN); \
832 #define __HAL_RCC_TSC_CLK_DISABLE() CLEAR_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN)
2004 #define __HAL_RCC_TSC_IS_CLK_ENABLED() (READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN) != 0U)
2048 #define __HAL_RCC_TSC_IS_CLK_DISABLED() (READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN) == 0U)
Dstm32u5xx_ll_bus.h82 #define LL_AHB1_GRP1_PERIPH_TSC RCC_AHB1ENR_TSCEN
/hal_stm32-latest/stm32cube/stm32wbxx/drivers/include/
Dstm32wbxx_ll_bus.h84 #define LL_AHB1_GRP1_PERIPH_TSC RCC_AHB1ENR_TSCEN
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h6229 #define RCC_AHB1ENR_TSCEN RCC_AHB1ENR_TSCEN_Msk macro
Dstm32wba52xx.h10026 #define RCC_AHB1ENR_TSCEN RCC_AHB1ENR_TSCEN_Msk macro
Dstm32wba54xx.h10316 #define RCC_AHB1ENR_TSCEN RCC_AHB1ENR_TSCEN_Msk macro
/hal_stm32-latest/stm32cube/stm32wbxx/soc/
Dstm32wb1mxx.h6441 #define RCC_AHB1ENR_TSCEN RCC_AHB1ENR_TSCEN_Msk macro
Dstm32wb55xx.h7853 #define RCC_AHB1ENR_TSCEN RCC_AHB1ENR_TSCEN_Msk macro
Dstm32wb5mxx.h7853 #define RCC_AHB1ENR_TSCEN RCC_AHB1ENR_TSCEN_Msk macro
/hal_stm32-latest/stm32cube/stm32wbxx/soc/Include/
Dstm32wb10xx.h6287 #define RCC_AHB1ENR_TSCEN RCC_AHB1ENR_TSCEN_Msk macro
Dstm32wb15xx.h6441 #define RCC_AHB1ENR_TSCEN RCC_AHB1ENR_TSCEN_Msk macro
/hal_stm32-latest/stm32cube/stm32l4xx/soc/
Dstm32l422xx.h6098 #define RCC_AHB1ENR_TSCEN RCC_AHB1ENR_TSCEN_Msk macro
Dstm32l412xx.h5879 #define RCC_AHB1ENR_TSCEN RCC_AHB1ENR_TSCEN_Msk macro
Dstm32l433xx.h9855 #define RCC_AHB1ENR_TSCEN RCC_AHB1ENR_TSCEN_Msk macro
Dstm32l451xx.h10016 #define RCC_AHB1ENR_TSCEN RCC_AHB1ENR_TSCEN_Msk macro
Dstm32l442xx.h9622 #define RCC_AHB1ENR_TSCEN RCC_AHB1ENR_TSCEN_Msk macro
Dstm32l431xx.h9757 #define RCC_AHB1ENR_TSCEN RCC_AHB1ENR_TSCEN_Msk macro
Dstm32l432xx.h9403 #define RCC_AHB1ENR_TSCEN RCC_AHB1ENR_TSCEN_Msk macro
Dstm32l443xx.h10074 #define RCC_AHB1ENR_TSCEN RCC_AHB1ENR_TSCEN_Msk macro

123