Home
last modified time | relevance | path

Searched refs:PWR_CR_PLS (Results 1 – 25 of 107) sorted by relevance

12345

/hal_stm32-latest/stm32cube/stm32f1xx/drivers/include/
Dstm32f1xx_ll_pwr.h259 MODIFY_REG(PWR->CR, PWR_CR_PLS, PVDLevel); in LL_PWR_SetPVDLevel()
277 return (uint32_t)(READ_BIT(PWR->CR, PWR_CR_PLS)); in LL_PWR_GetPVDLevel()
/hal_stm32-latest/stm32cube/stm32f2xx/drivers/include/
Dstm32f2xx_ll_pwr.h321 MODIFY_REG(PWR->CR, PWR_CR_PLS, PVDLevel); in LL_PWR_SetPVDLevel()
339 return (uint32_t)(READ_BIT(PWR->CR, PWR_CR_PLS)); in LL_PWR_GetPVDLevel()
/hal_stm32-latest/stm32cube/stm32f0xx/drivers/include/
Dstm32f0xx_ll_pwr.h309 MODIFY_REG(PWR->CR, PWR_CR_PLS, PVDLevel); in LL_PWR_SetPVDLevel()
327 return (uint32_t)(READ_BIT(PWR->CR, PWR_CR_PLS)); in LL_PWR_GetPVDLevel()
/hal_stm32-latest/stm32cube/stm32f3xx/drivers/include/
Dstm32f3xx_ll_pwr.h341 MODIFY_REG(PWR->CR, PWR_CR_PLS, PVDLevel); in LL_PWR_SetPVDLevel()
359 return (uint32_t)(READ_BIT(PWR->CR, PWR_CR_PLS)); in LL_PWR_GetPVDLevel()
/hal_stm32-latest/stm32cube/stm32l0xx/drivers/include/
Dstm32l0xx_ll_pwr.h420 MODIFY_REG(PWR->CR, PWR_CR_PLS, PVDLevel); in LL_PWR_SetPVDLevel()
438 return (uint32_t)(READ_BIT(PWR->CR, PWR_CR_PLS)); in LL_PWR_GetPVDLevel()
/hal_stm32-latest/stm32cube/stm32l1xx/drivers/include/
Dstm32l1xx_ll_pwr.h417 MODIFY_REG(PWR->CR, PWR_CR_PLS, PVDLevel); in LL_PWR_SetPVDLevel()
435 return (uint32_t)(READ_BIT(PWR->CR, PWR_CR_PLS)); in LL_PWR_GetPVDLevel()
/hal_stm32-latest/stm32cube/stm32f4xx/drivers/include/
Dstm32f4xx_ll_pwr.h722 MODIFY_REG(PWR->CR, PWR_CR_PLS, PVDLevel); in LL_PWR_SetPVDLevel()
740 return (uint32_t)(READ_BIT(PWR->CR, PWR_CR_PLS)); in LL_PWR_GetPVDLevel()
/hal_stm32-latest/stm32cube/stm32f0xx/drivers/src/
Dstm32f0xx_hal_pwr_ex.c114 MODIFY_REG(PWR->CR, PWR_CR_PLS, sConfigPVD->PVDLevel); in HAL_PWR_ConfigPVD()
/hal_stm32-latest/stm32cube/stm32f3xx/drivers/src/
Dstm32f3xx_hal_pwr_ex.c135 MODIFY_REG(PWR->CR, PWR_CR_PLS, sConfigPVD->PVDLevel); in HAL_PWR_ConfigPVD()
/hal_stm32-latest/stm32cube/stm32f2xx/drivers/src/
Dstm32f2xx_hal_pwr.c256 MODIFY_REG(PWR->CR, PWR_CR_PLS, sConfigPVD->PVDLevel); in HAL_PWR_ConfigPVD()
/hal_stm32-latest/stm32cube/stm32f4xx/drivers/src/
Dstm32f4xx_hal_pwr.c282 MODIFY_REG(PWR->CR, PWR_CR_PLS, sConfigPVD->PVDLevel); in HAL_PWR_ConfigPVD()
/hal_stm32-latest/stm32cube/stm32l1xx/drivers/src/
Dstm32l1xx_hal_pwr.c345 MODIFY_REG(PWR->CR, PWR_CR_PLS, sConfigPVD->PVDLevel); in HAL_PWR_ConfigPVD()
/hal_stm32-latest/stm32cube/stm32f1xx/drivers/src/
Dstm32f1xx_hal_pwr.c322 MODIFY_REG(PWR->CR, PWR_CR_PLS, sConfigPVD->PVDLevel); in HAL_PWR_ConfigPVD()
/hal_stm32-latest/stm32cube/stm32l0xx/drivers/src/
Dstm32l0xx_hal_pwr.c362 MODIFY_REG(PWR->CR, PWR_CR_PLS, sConfigPVD->PVDLevel); in HAL_PWR_ConfigPVD()
/hal_stm32-latest/stm32cube/stm32f1xx/soc/
Dstm32f101x6.h630 #define PWR_CR_PLS PWR_CR_PLS_Msk /*!< PLS[2:0] bits (… macro
Dstm32f101xb.h645 #define PWR_CR_PLS PWR_CR_PLS_Msk /*!< PLS[2:0] bits (… macro
Dstm32f100xb.h705 #define PWR_CR_PLS PWR_CR_PLS_Msk /*!< PLS[2:0] bits (… macro
Dstm32f102x6.h670 #define PWR_CR_PLS PWR_CR_PLS_Msk /*!< PLS[2:0] bits (… macro
/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l041xx.h3214 #define PWR_CR_PLS PWR_CR_PLS_Msk /*!< PLS[2:0] bits (… macro
Dstm32l011xx.h3020 #define PWR_CR_PLS PWR_CR_PLS_Msk /*!< PLS[2:0] bits (… macro
Dstm32l021xx.h3148 #define PWR_CR_PLS PWR_CR_PLS_Msk /*!< PLS[2:0] bits (… macro
Dstm32l031xx.h3086 #define PWR_CR_PLS PWR_CR_PLS_Msk /*!< PLS[2:0] bits (… macro
Dstm32l051xx.h3164 #define PWR_CR_PLS PWR_CR_PLS_Msk /*!< PLS[2:0] bits (… macro
Dstm32l081xx.h3338 #define PWR_CR_PLS PWR_CR_PLS_Msk /*!< PLS[2:0] bits (… macro
/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f031x6.h2812 #define PWR_CR_PLS PWR_CR_PLS_Msk /*!< PLS[2:0] bits (… macro

12345