Home
last modified time | relevance | path

Searched refs:LL_PWR_WriteReg (Results 1 – 25 of 28) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32wbxx/drivers/src/
Dstm32wbxx_ll_pwr.c86 LL_PWR_WriteReg(CR1, PWR_CR1_RESET_VALUE); in LL_PWR_DeInit()
87 LL_PWR_WriteReg(CR2, PWR_CR2_RESET_VALUE); in LL_PWR_DeInit()
88 LL_PWR_WriteReg(CR3, PWR_CR3_RESET_VALUE); in LL_PWR_DeInit()
89 LL_PWR_WriteReg(CR4, PWR_CR4_RESET_VALUE); in LL_PWR_DeInit()
90 LL_PWR_WriteReg(CR5, PWR_CR5_RESET_VALUE); in LL_PWR_DeInit()
91 LL_PWR_WriteReg(PUCRA, PWR_PUCRA_RESET_VALUE); in LL_PWR_DeInit()
92 LL_PWR_WriteReg(PDCRA, PWR_PDCRA_RESET_VALUE); in LL_PWR_DeInit()
93 LL_PWR_WriteReg(PUCRB, PWR_PUCRB_RESET_VALUE); in LL_PWR_DeInit()
94 LL_PWR_WriteReg(PDCRB, PWR_PDCRB_RESET_VALUE); in LL_PWR_DeInit()
95 LL_PWR_WriteReg(PUCRC, PWR_PUCRC_RESET_VALUE); in LL_PWR_DeInit()
[all …]
Dstm32wbxx_hal_pwr.c105 LL_PWR_WriteReg(CR1, PWR_CR1_RESET_VALUE); in HAL_PWR_DeInit()
106 LL_PWR_WriteReg(CR2, PWR_CR2_RESET_VALUE); in HAL_PWR_DeInit()
107 LL_PWR_WriteReg(CR3, PWR_CR3_RESET_VALUE); in HAL_PWR_DeInit()
108 LL_PWR_WriteReg(CR4, PWR_CR4_RESET_VALUE); in HAL_PWR_DeInit()
109 LL_PWR_WriteReg(CR5, PWR_CR5_RESET_VALUE); in HAL_PWR_DeInit()
110 LL_PWR_WriteReg(PUCRA, PWR_PUCRA_RESET_VALUE); in HAL_PWR_DeInit()
111 LL_PWR_WriteReg(PDCRA, PWR_PDCRA_RESET_VALUE); in HAL_PWR_DeInit()
112 LL_PWR_WriteReg(PUCRB, PWR_PUCRB_RESET_VALUE); in HAL_PWR_DeInit()
113 LL_PWR_WriteReg(PDCRB, PWR_PDCRB_RESET_VALUE); in HAL_PWR_DeInit()
114 LL_PWR_WriteReg(PUCRC, PWR_PUCRC_RESET_VALUE); in HAL_PWR_DeInit()
[all …]
/hal_stm32-latest/stm32cube/stm32wlxx/drivers/src/
Dstm32wlxx_ll_pwr.c84 LL_PWR_WriteReg(CR1, PWR_CR1_RESET_VALUE); in LL_PWR_DeInit()
85 LL_PWR_WriteReg(CR2, PWR_CR2_RESET_VALUE); in LL_PWR_DeInit()
86 LL_PWR_WriteReg(CR3, PWR_CR3_RESET_VALUE); in LL_PWR_DeInit()
87 LL_PWR_WriteReg(CR4, PWR_CR4_RESET_VALUE); in LL_PWR_DeInit()
88 LL_PWR_WriteReg(CR5, PWR_CR5_RESET_VALUE); in LL_PWR_DeInit()
89 LL_PWR_WriteReg(PUCRA, PWR_PUCRA_RESET_VALUE); in LL_PWR_DeInit()
90 LL_PWR_WriteReg(PDCRA, PWR_PDCRA_RESET_VALUE); in LL_PWR_DeInit()
91 LL_PWR_WriteReg(PUCRB, PWR_PUCRB_RESET_VALUE); in LL_PWR_DeInit()
92 LL_PWR_WriteReg(PDCRB, PWR_PDCRB_RESET_VALUE); in LL_PWR_DeInit()
93 LL_PWR_WriteReg(PUCRC, PWR_PUCRC_RESET_VALUE); in LL_PWR_DeInit()
[all …]
Dstm32wlxx_hal_pwr.c95 LL_PWR_WriteReg(CR1, PWR_CR1_RESET_VALUE); in HAL_PWR_DeInit()
96 LL_PWR_WriteReg(CR2, PWR_CR2_RESET_VALUE); in HAL_PWR_DeInit()
97 LL_PWR_WriteReg(CR3, PWR_CR3_RESET_VALUE); in HAL_PWR_DeInit()
98 LL_PWR_WriteReg(CR4, PWR_CR4_RESET_VALUE); in HAL_PWR_DeInit()
99 LL_PWR_WriteReg(CR5, PWR_CR5_RESET_VALUE); in HAL_PWR_DeInit()
100 LL_PWR_WriteReg(PUCRA, PWR_PUCRA_RESET_VALUE); in HAL_PWR_DeInit()
101 LL_PWR_WriteReg(PDCRA, PWR_PDCRA_RESET_VALUE); in HAL_PWR_DeInit()
102 LL_PWR_WriteReg(PUCRB, PWR_PUCRB_RESET_VALUE); in HAL_PWR_DeInit()
103 LL_PWR_WriteReg(PDCRB, PWR_PDCRB_RESET_VALUE); in HAL_PWR_DeInit()
104 LL_PWR_WriteReg(PUCRC, PWR_PUCRC_RESET_VALUE); in HAL_PWR_DeInit()
[all …]
/hal_stm32-latest/stm32cube/stm32wb0x/drivers/src/
Dstm32wb0x_ll_pwr.c92 LL_PWR_WriteReg(CR1, PWR_CR1_RESET_VALUE); in LL_PWR_DeInit()
93 LL_PWR_WriteReg(CR2, PWR_CR2_RESET_VALUE); in LL_PWR_DeInit()
94 LL_PWR_WriteReg(CR3, PWR_CR3_RESET_VALUE); in LL_PWR_DeInit()
95 LL_PWR_WriteReg(CR4, PWR_CR4_RESET_VALUE); in LL_PWR_DeInit()
96 LL_PWR_WriteReg(CR5, PWR_CR5_RESET_VALUE); in LL_PWR_DeInit()
97 LL_PWR_WriteReg(PUCRA, PWR_PUCRA_RESET_VALUE); in LL_PWR_DeInit()
98 LL_PWR_WriteReg(PDCRA, PWR_PDCRA_RESET_VALUE); in LL_PWR_DeInit()
99 LL_PWR_WriteReg(PUCRB, PWR_PUCRB_RESET_VALUE); in LL_PWR_DeInit()
100 LL_PWR_WriteReg(PDCRB, PWR_PDCRB_RESET_VALUE); in LL_PWR_DeInit()
101 LL_PWR_WriteReg(CR6, PWR_CR6_RESET_VALUE); in LL_PWR_DeInit()
[all …]
/hal_stm32-latest/stm32cube/stm32f1xx/drivers/include/
Dstm32f1xx_ll_pwr.h134 #define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__)) macro
/hal_stm32-latest/stm32cube/stm32f2xx/drivers/include/
Dstm32f2xx_ll_pwr.h134 #define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__)) macro
/hal_stm32-latest/stm32cube/stm32f0xx/drivers/include/
Dstm32f0xx_ll_pwr.h181 #define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__)) macro
/hal_stm32-latest/stm32cube/stm32f3xx/drivers/include/
Dstm32f3xx_ll_pwr.h166 #define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__)) macro
/hal_stm32-latest/stm32cube/stm32l0xx/drivers/include/
Dstm32l0xx_ll_pwr.h169 #define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__)) macro
/hal_stm32-latest/stm32cube/stm32l1xx/drivers/include/
Dstm32l1xx_ll_pwr.h169 #define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__)) macro
/hal_stm32-latest/stm32cube/stm32c0xx/drivers/include/
Dstm32c0xx_ll_pwr.h196 #define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__)) macro
/hal_stm32-latest/stm32cube/stm32f7xx/drivers/include/
Dstm32f7xx_ll_pwr.h166 #define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__)) macro
/hal_stm32-latest/stm32cube/stm32f4xx/drivers/include/
Dstm32f4xx_ll_pwr.h177 #define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__)) macro
/hal_stm32-latest/stm32cube/stm32mp1xx/drivers/include/
Dstm32mp1xx_ll_pwr.h199 #define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__)) macro
/hal_stm32-latest/stm32cube/stm32u0xx/drivers/include/
Dstm32u0xx_ll_pwr.h243 #define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__)) macro
/hal_stm32-latest/stm32cube/stm32g0xx/drivers/include/
Dstm32g0xx_ll_pwr.h235 #define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__)) macro
/hal_stm32-latest/stm32cube/stm32l4xx/drivers/include/
Dstm32l4xx_ll_pwr.h258 #define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__)) macro
/hal_stm32-latest/stm32cube/stm32l5xx/drivers/include/
Dstm32l5xx_ll_pwr.h257 #define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__)) macro
/hal_stm32-latest/stm32cube/stm32g4xx/drivers/include/
Dstm32g4xx_ll_pwr.h230 #define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__)) macro
/hal_stm32-latest/stm32cube/stm32wbaxx/drivers/include/
Dstm32wbaxx_ll_pwr.h349 #define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__)) macro
/hal_stm32-latest/stm32cube/stm32h7rsxx/drivers/include/
Dstm32h7rsxx_ll_pwr.h258 #define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__)) macro
/hal_stm32-latest/stm32cube/stm32h5xx/drivers/include/
Dstm32h5xx_ll_pwr.h273 #define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__)) macro
/hal_stm32-latest/stm32cube/stm32wlxx/drivers/include/
Dstm32wlxx_ll_pwr.h311 #define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__)) macro
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/include/
Dstm32h7xx_ll_pwr.h329 #define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__)) macro

12