Home
last modified time | relevance | path

Searched refs:I2C_SR2_SMBDEFAULT_Pos (Results 1 – 25 of 63) sorted by relevance

123

/hal_stm32-latest/stm32cube/stm32f1xx/soc/
Dstm32f101x6.h4612 #define I2C_SR2_SMBDEFAULT_Pos (5U) macro
4613 #define I2C_SR2_SMBDEFAULT_Msk (0x1UL << I2C_SR2_SMBDEFAULT_Pos) /*!< 0x00000020 */
Dstm32f101xb.h4674 #define I2C_SR2_SMBDEFAULT_Pos (5U) macro
4675 #define I2C_SR2_SMBDEFAULT_Msk (0x1UL << I2C_SR2_SMBDEFAULT_Pos) /*!< 0x00000020 */
Dstm32f100xb.h5076 #define I2C_SR2_SMBDEFAULT_Pos (5U) macro
5077 #define I2C_SR2_SMBDEFAULT_Msk (0x1UL << I2C_SR2_SMBDEFAULT_Pos) /*!< 0x00000020 */
Dstm32f102x6.h5731 #define I2C_SR2_SMBDEFAULT_Pos (5U) macro
5732 #define I2C_SR2_SMBDEFAULT_Msk (0x1UL << I2C_SR2_SMBDEFAULT_Pos) /*!< 0x00000020 */
Dstm32f100xe.h5590 #define I2C_SR2_SMBDEFAULT_Pos (5U) macro
5591 #define I2C_SR2_SMBDEFAULT_Msk (0x1UL << I2C_SR2_SMBDEFAULT_Pos) /*!< 0x00000020 */
Dstm32f101xg.h5723 #define I2C_SR2_SMBDEFAULT_Pos (5U) macro
5724 #define I2C_SR2_SMBDEFAULT_Msk (0x1UL << I2C_SR2_SMBDEFAULT_Pos) /*!< 0x00000020 */
Dstm32f101xe.h5649 #define I2C_SR2_SMBDEFAULT_Pos (5U) macro
5650 #define I2C_SR2_SMBDEFAULT_Msk (0x1UL << I2C_SR2_SMBDEFAULT_Pos) /*!< 0x00000020 */
Dstm32f102xb.h5785 #define I2C_SR2_SMBDEFAULT_Pos (5U) macro
5786 #define I2C_SR2_SMBDEFAULT_Msk (0x1UL << I2C_SR2_SMBDEFAULT_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h3786 #define I2C_SR2_SMBDEFAULT_Pos (5U) macro
3787 #define I2C_SR2_SMBDEFAULT_Msk (0x1UL << I2C_SR2_SMBDEFAULT_Pos) /*!< 0x00000020 */
Dstm32f410rx.h3786 #define I2C_SR2_SMBDEFAULT_Pos (5U) macro
3787 #define I2C_SR2_SMBDEFAULT_Msk (0x1UL << I2C_SR2_SMBDEFAULT_Pos) /*!< 0x00000020 */
Dstm32f410tx.h3776 #define I2C_SR2_SMBDEFAULT_Pos (5U) macro
3777 #define I2C_SR2_SMBDEFAULT_Msk (0x1UL << I2C_SR2_SMBDEFAULT_Pos) /*!< 0x00000020 */
Dstm32f401xc.h3707 #define I2C_SR2_SMBDEFAULT_Pos (5U) macro
3708 #define I2C_SR2_SMBDEFAULT_Msk (0x1UL << I2C_SR2_SMBDEFAULT_Pos) /*!< 0x00000020 */
Dstm32f401xe.h3707 #define I2C_SR2_SMBDEFAULT_Pos (5U) macro
3708 #define I2C_SR2_SMBDEFAULT_Msk (0x1UL << I2C_SR2_SMBDEFAULT_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32l1xx/soc/
Dstm32l152xb.h3573 #define I2C_SR2_SMBDEFAULT_Pos (5U) macro
3574 #define I2C_SR2_SMBDEFAULT_Msk (0x1UL << I2C_SR2_SMBDEFAULT_Pos) /*!< 0x00000020 */
Dstm32l152xba.h3567 #define I2C_SR2_SMBDEFAULT_Pos (5U) macro
3568 #define I2C_SR2_SMBDEFAULT_Msk (0x1UL << I2C_SR2_SMBDEFAULT_Pos) /*!< 0x00000020 */
Dstm32l100xba.h3561 #define I2C_SR2_SMBDEFAULT_Pos (5U) macro
3562 #define I2C_SR2_SMBDEFAULT_Msk (0x1UL << I2C_SR2_SMBDEFAULT_Pos) /*!< 0x00000020 */
Dstm32l100xb.h3555 #define I2C_SR2_SMBDEFAULT_Pos (5U) macro
3556 #define I2C_SR2_SMBDEFAULT_Msk (0x1UL << I2C_SR2_SMBDEFAULT_Pos) /*!< 0x00000020 */
Dstm32l151xb.h3556 #define I2C_SR2_SMBDEFAULT_Pos (5U) macro
3557 #define I2C_SR2_SMBDEFAULT_Msk (0x1UL << I2C_SR2_SMBDEFAULT_Pos) /*!< 0x00000020 */
Dstm32l151xba.h3565 #define I2C_SR2_SMBDEFAULT_Pos (5U) macro
3566 #define I2C_SR2_SMBDEFAULT_Msk (0x1UL << I2C_SR2_SMBDEFAULT_Pos) /*!< 0x00000020 */
Dstm32l100xc.h3663 #define I2C_SR2_SMBDEFAULT_Pos (5U) macro
3664 #define I2C_SR2_SMBDEFAULT_Msk (0x1UL << I2C_SR2_SMBDEFAULT_Pos) /*!< 0x00000020 */
Dstm32l151xc.h3832 #define I2C_SR2_SMBDEFAULT_Pos (5U) macro
3833 #define I2C_SR2_SMBDEFAULT_Msk (0x1UL << I2C_SR2_SMBDEFAULT_Pos) /*!< 0x00000020 */
Dstm32l151xca.h3848 #define I2C_SR2_SMBDEFAULT_Pos (5U) macro
3849 #define I2C_SR2_SMBDEFAULT_Msk (0x1UL << I2C_SR2_SMBDEFAULT_Pos) /*!< 0x00000020 */
Dstm32l151xdx.h3895 #define I2C_SR2_SMBDEFAULT_Pos (5U) macro
3896 #define I2C_SR2_SMBDEFAULT_Msk (0x1UL << I2C_SR2_SMBDEFAULT_Pos) /*!< 0x00000020 */
Dstm32l151xe.h3895 #define I2C_SR2_SMBDEFAULT_Pos (5U) macro
3896 #define I2C_SR2_SMBDEFAULT_Msk (0x1UL << I2C_SR2_SMBDEFAULT_Pos) /*!< 0x00000020 */
Dstm32l152xc.h3828 #define I2C_SR2_SMBDEFAULT_Pos (5U) macro
3829 #define I2C_SR2_SMBDEFAULT_Msk (0x1UL << I2C_SR2_SMBDEFAULT_Pos) /*!< 0x00000020 */

123