Home
last modified time | relevance | path

Searched refs:I2C_CR1_ENPEC (Results 1 – 25 of 71) sorted by relevance

123

/hal_stm32-latest/stm32cube/stm32f2xx/drivers/include/
Dstm32f2xx_ll_i2c.h860 SET_BIT(I2Cx->CR1, I2C_CR1_ENPEC); in LL_I2C_EnableSMBusPEC()
873 CLEAR_BIT(I2Cx->CR1, I2C_CR1_ENPEC); in LL_I2C_DisableSMBusPEC()
886 return (READ_BIT(I2Cx->CR1, I2C_CR1_ENPEC) == (I2C_CR1_ENPEC)); in LL_I2C_IsEnabledSMBusPEC()
/hal_stm32-latest/stm32cube/stm32f1xx/drivers/include/
Dstm32f1xx_ll_i2c.h860 SET_BIT(I2Cx->CR1, I2C_CR1_ENPEC); in LL_I2C_EnableSMBusPEC()
873 CLEAR_BIT(I2Cx->CR1, I2C_CR1_ENPEC); in LL_I2C_DisableSMBusPEC()
886 return (READ_BIT(I2Cx->CR1, I2C_CR1_ENPEC) == (I2C_CR1_ENPEC)); in LL_I2C_IsEnabledSMBusPEC()
/hal_stm32-latest/stm32cube/stm32l1xx/drivers/include/
Dstm32l1xx_ll_i2c.h860 SET_BIT(I2Cx->CR1, I2C_CR1_ENPEC); in LL_I2C_EnableSMBusPEC()
873 CLEAR_BIT(I2Cx->CR1, I2C_CR1_ENPEC); in LL_I2C_DisableSMBusPEC()
886 return (READ_BIT(I2Cx->CR1, I2C_CR1_ENPEC) == (I2C_CR1_ENPEC)); in LL_I2C_IsEnabledSMBusPEC()
Dstm32l1xx_hal_smbus.h304 #define SMBUS_PEC_ENABLE I2C_CR1_ENPEC
655 #define SMBUS_GET_PEC_MODE(__HANDLE__) ((__HANDLE__)->Instance->CR1 & I2C_CR1_ENPEC)
/hal_stm32-latest/stm32cube/stm32f4xx/drivers/include/
Dstm32f4xx_ll_i2c.h968 SET_BIT(I2Cx->CR1, I2C_CR1_ENPEC); in LL_I2C_EnableSMBusPEC()
981 CLEAR_BIT(I2Cx->CR1, I2C_CR1_ENPEC); in LL_I2C_DisableSMBusPEC()
994 return (READ_BIT(I2Cx->CR1, I2C_CR1_ENPEC) == (I2C_CR1_ENPEC)); in LL_I2C_IsEnabledSMBusPEC()
Dstm32f4xx_hal_smbus.h304 #define SMBUS_PEC_ENABLE I2C_CR1_ENPEC
663 #define SMBUS_GET_PEC_MODE(__HANDLE__) ((__HANDLE__)->Instance->CR1 & I2C_CR1_ENPEC)
/hal_stm32-latest/stm32cube/stm32f4xx/drivers/src/
Dstm32f4xx_hal_smbus.c362 …MODIFY_REG(hsmbus->Instance->CR1, (I2C_CR1_NOSTRETCH | I2C_CR1_ENGC | I2C_CR1_ENPEC | I2C_CR1_ENAR… in HAL_SMBUS_Init()
/hal_stm32-latest/stm32cube/stm32l1xx/drivers/src/
Dstm32l1xx_hal_smbus.c362 …MODIFY_REG(hsmbus->Instance->CR1, (I2C_CR1_NOSTRETCH | I2C_CR1_ENGC | I2C_CR1_ENPEC | I2C_CR1_ENAR… in HAL_SMBUS_Init()
/hal_stm32-latest/stm32cube/stm32f1xx/soc/
Dstm32f101x6.h4447 #define I2C_CR1_ENPEC I2C_CR1_ENPEC_Msk /*!< PEC Enable */ macro
Dstm32f101xb.h4509 #define I2C_CR1_ENPEC I2C_CR1_ENPEC_Msk /*!< PEC Enable */ macro
Dstm32f100xb.h4911 #define I2C_CR1_ENPEC I2C_CR1_ENPEC_Msk /*!< PEC Enable */ macro
Dstm32f102x6.h5566 #define I2C_CR1_ENPEC I2C_CR1_ENPEC_Msk /*!< PEC Enable */ macro
Dstm32f100xe.h5425 #define I2C_CR1_ENPEC I2C_CR1_ENPEC_Msk /*!< PEC Enable */ macro
Dstm32f101xg.h5558 #define I2C_CR1_ENPEC I2C_CR1_ENPEC_Msk /*!< PEC Enable */ macro
Dstm32f101xe.h5484 #define I2C_CR1_ENPEC I2C_CR1_ENPEC_Msk /*!< PEC Enable */ macro
Dstm32f102xb.h5620 #define I2C_CR1_ENPEC I2C_CR1_ENPEC_Msk /*!< PEC Enable */ macro
/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h3621 #define I2C_CR1_ENPEC I2C_CR1_ENPEC_Msk /*!<PEC Enable … macro
Dstm32f410rx.h3621 #define I2C_CR1_ENPEC I2C_CR1_ENPEC_Msk /*!<PEC Enable … macro
Dstm32f410tx.h3611 #define I2C_CR1_ENPEC I2C_CR1_ENPEC_Msk /*!<PEC Enable … macro
/hal_stm32-latest/stm32cube/stm32l1xx/soc/
Dstm32l152xb.h3408 #define I2C_CR1_ENPEC I2C_CR1_ENPEC_Msk /*!< PEC Enable */ macro
Dstm32l152xba.h3402 #define I2C_CR1_ENPEC I2C_CR1_ENPEC_Msk /*!< PEC Enable */ macro
Dstm32l100xba.h3396 #define I2C_CR1_ENPEC I2C_CR1_ENPEC_Msk /*!< PEC Enable */ macro
Dstm32l100xb.h3390 #define I2C_CR1_ENPEC I2C_CR1_ENPEC_Msk /*!< PEC Enable */ macro
Dstm32l151xb.h3391 #define I2C_CR1_ENPEC I2C_CR1_ENPEC_Msk /*!< PEC Enable */ macro
Dstm32l151xba.h3400 #define I2C_CR1_ENPEC I2C_CR1_ENPEC_Msk /*!< PEC Enable */ macro

123