/hal_stm32-latest/stm32cube/stm32h5xx/soc/ |
D | stm32h503xx.h | 3718 #define DMA_PRIVCFGR_PRIV4_Pos (4U) macro 3719 #define DMA_PRIVCFGR_PRIV4_Msk (0x1UL << DMA_PRIVCFGR_PRIV4_Pos) /*!< 0x00000010…
|
D | stm32h523xx.h | 5024 #define DMA_PRIVCFGR_PRIV4_Pos (4U) macro 5025 #define DMA_PRIVCFGR_PRIV4_Msk (0x1UL << DMA_PRIVCFGR_PRIV4_Pos) /*!< 0x00000010…
|
D | stm32h562xx.h | 5467 #define DMA_PRIVCFGR_PRIV4_Pos (4U) macro 5468 #define DMA_PRIVCFGR_PRIV4_Msk (0x1UL << DMA_PRIVCFGR_PRIV4_Pos) /*!< 0x00000010…
|
D | stm32h533xx.h | 5433 #define DMA_PRIVCFGR_PRIV4_Pos (4U) macro 5434 #define DMA_PRIVCFGR_PRIV4_Msk (0x1UL << DMA_PRIVCFGR_PRIV4_Pos) /*!< 0x00000010…
|
D | stm32h573xx.h | 7960 #define DMA_PRIVCFGR_PRIV4_Pos (4U) macro 7961 #define DMA_PRIVCFGR_PRIV4_Msk (0x1UL << DMA_PRIVCFGR_PRIV4_Pos) /*!< 0x00000010…
|
D | stm32h563xx.h | 7551 #define DMA_PRIVCFGR_PRIV4_Pos (4U) macro 7552 #define DMA_PRIVCFGR_PRIV4_Msk (0x1UL << DMA_PRIVCFGR_PRIV4_Pos) /*!< 0x00000010…
|
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/ |
D | stm32wba52xx.h | 2647 #define DMA_PRIVCFGR_PRIV4_Pos (4U) macro 2648 #define DMA_PRIVCFGR_PRIV4_Msk (0x1UL << DMA_PRIVCFGR_PRIV4_Pos) /*!< 0x00000010…
|
D | stm32wba54xx.h | 2830 #define DMA_PRIVCFGR_PRIV4_Pos (4U) macro 2831 #define DMA_PRIVCFGR_PRIV4_Msk (0x1UL << DMA_PRIVCFGR_PRIV4_Pos) /*!< 0x00000010…
|
D | stm32wba5mxx.h | 2830 #define DMA_PRIVCFGR_PRIV4_Pos (4U) macro 2831 #define DMA_PRIVCFGR_PRIV4_Msk (0x1UL << DMA_PRIVCFGR_PRIV4_Pos) /*!< 0x00000010…
|
D | stm32wba55xx.h | 2830 #define DMA_PRIVCFGR_PRIV4_Pos (4U) macro 2831 #define DMA_PRIVCFGR_PRIV4_Msk (0x1UL << DMA_PRIVCFGR_PRIV4_Pos) /*!< 0x00000010…
|
/hal_stm32-latest/stm32cube/stm32u5xx/soc/ |
D | stm32u545xx.h | 6019 #define DMA_PRIVCFGR_PRIV4_Pos (4U) macro 6020 #define DMA_PRIVCFGR_PRIV4_Msk (0x1UL << DMA_PRIVCFGR_PRIV4_Pos) /*!< 0x00000010…
|
D | stm32u535xx.h | 5619 #define DMA_PRIVCFGR_PRIV4_Pos (4U) macro 5620 #define DMA_PRIVCFGR_PRIV4_Msk (0x1UL << DMA_PRIVCFGR_PRIV4_Pos) /*!< 0x00000010…
|
D | stm32u575xx.h | 6018 #define DMA_PRIVCFGR_PRIV4_Pos (4U) macro 6019 #define DMA_PRIVCFGR_PRIV4_Msk (0x1UL << DMA_PRIVCFGR_PRIV4_Pos) /*!< 0x00000010…
|
D | stm32u585xx.h | 6467 #define DMA_PRIVCFGR_PRIV4_Pos (4U) macro 6468 #define DMA_PRIVCFGR_PRIV4_Msk (0x1UL << DMA_PRIVCFGR_PRIV4_Pos) /*!< 0x00000010…
|
D | stm32u595xx.h | 6274 #define DMA_PRIVCFGR_PRIV4_Pos (4U) macro 6275 #define DMA_PRIVCFGR_PRIV4_Msk (0x1UL << DMA_PRIVCFGR_PRIV4_Pos) /*!< 0x00000010…
|
D | stm32u5a5xx.h | 6723 #define DMA_PRIVCFGR_PRIV4_Pos (4U) macro 6724 #define DMA_PRIVCFGR_PRIV4_Msk (0x1UL << DMA_PRIVCFGR_PRIV4_Pos) /*!< 0x00000010…
|
D | stm32u5f7xx.h | 6570 #define DMA_PRIVCFGR_PRIV4_Pos (4U) macro 6571 #define DMA_PRIVCFGR_PRIV4_Msk (0x1UL << DMA_PRIVCFGR_PRIV4_Pos) /*!< 0x00000010…
|
D | stm32u599xx.h | 6562 #define DMA_PRIVCFGR_PRIV4_Pos (4U) macro 6563 #define DMA_PRIVCFGR_PRIV4_Msk (0x1UL << DMA_PRIVCFGR_PRIV4_Pos) /*!< 0x00000010…
|
D | stm32u5g7xx.h | 7019 #define DMA_PRIVCFGR_PRIV4_Pos (4U) macro 7020 #define DMA_PRIVCFGR_PRIV4_Msk (0x1UL << DMA_PRIVCFGR_PRIV4_Pos) /*!< 0x00000010…
|
D | stm32u5f9xx.h | 6690 #define DMA_PRIVCFGR_PRIV4_Pos (4U) macro 6691 #define DMA_PRIVCFGR_PRIV4_Msk (0x1UL << DMA_PRIVCFGR_PRIV4_Pos) /*!< 0x00000010…
|
D | stm32u5a9xx.h | 7011 #define DMA_PRIVCFGR_PRIV4_Pos (4U) macro 7012 #define DMA_PRIVCFGR_PRIV4_Msk (0x1UL << DMA_PRIVCFGR_PRIV4_Pos) /*!< 0x00000010…
|
/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/ |
D | stm32h7r3xx.h | 4776 #define DMA_PRIVCFGR_PRIV4_Pos (4U) macro 4777 #define DMA_PRIVCFGR_PRIV4_Msk (0x1UL << DMA_PRIVCFGR_PRIV4_Pos) /*!< 0x00000010…
|
D | stm32h7s7xx.h | 5300 #define DMA_PRIVCFGR_PRIV4_Pos (4U) macro 5301 #define DMA_PRIVCFGR_PRIV4_Msk (0x1UL << DMA_PRIVCFGR_PRIV4_Pos) /*!< 0x00000010…
|
D | stm32h7s3xx.h | 5221 #define DMA_PRIVCFGR_PRIV4_Pos (4U) macro 5222 #define DMA_PRIVCFGR_PRIV4_Msk (0x1UL << DMA_PRIVCFGR_PRIV4_Pos) /*!< 0x00000010…
|
D | stm32h7r7xx.h | 4853 #define DMA_PRIVCFGR_PRIV4_Pos (4U) macro 4854 #define DMA_PRIVCFGR_PRIV4_Msk (0x1UL << DMA_PRIVCFGR_PRIV4_Pos) /*!< 0x00000010…
|