Home
last modified time | relevance | path

Searched refs:DMA_MISR_MIS5_Pos (Results 1 – 25 of 31) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h2117 #define DMA_MISR_MIS5_Pos (5U) macro
2118 #define DMA_MISR_MIS5_Msk (0x1UL << DMA_MISR_MIS5_Pos) /*!< 0x00000020…
Dstm32wba52xx.h2702 #define DMA_MISR_MIS5_Pos (5U) macro
2703 #define DMA_MISR_MIS5_Msk (0x1UL << DMA_MISR_MIS5_Pos) /*!< 0x00000020…
Dstm32wba54xx.h2885 #define DMA_MISR_MIS5_Pos (5U) macro
2886 #define DMA_MISR_MIS5_Msk (0x1UL << DMA_MISR_MIS5_Pos) /*!< 0x00000020…
Dstm32wba5mxx.h2885 #define DMA_MISR_MIS5_Pos (5U) macro
2886 #define DMA_MISR_MIS5_Msk (0x1UL << DMA_MISR_MIS5_Pos) /*!< 0x00000020…
Dstm32wba55xx.h2885 #define DMA_MISR_MIS5_Pos (5U) macro
2886 #define DMA_MISR_MIS5_Msk (0x1UL << DMA_MISR_MIS5_Pos) /*!< 0x00000020…
/hal_stm32-latest/stm32cube/stm32h5xx/soc/
Dstm32h503xx.h3748 #define DMA_MISR_MIS5_Pos (5U) macro
3749 #define DMA_MISR_MIS5_Msk (0x1UL << DMA_MISR_MIS5_Pos) /*!< 0x00000020…
Dstm32h523xx.h5079 #define DMA_MISR_MIS5_Pos (5U) macro
5080 #define DMA_MISR_MIS5_Msk (0x1UL << DMA_MISR_MIS5_Pos) /*!< 0x00000020…
Dstm32h562xx.h5522 #define DMA_MISR_MIS5_Pos (5U) macro
5523 #define DMA_MISR_MIS5_Msk (0x1UL << DMA_MISR_MIS5_Pos) /*!< 0x00000020…
Dstm32h533xx.h5488 #define DMA_MISR_MIS5_Pos (5U) macro
5489 #define DMA_MISR_MIS5_Msk (0x1UL << DMA_MISR_MIS5_Pos) /*!< 0x00000020…
Dstm32h573xx.h8015 #define DMA_MISR_MIS5_Pos (5U) macro
8016 #define DMA_MISR_MIS5_Msk (0x1UL << DMA_MISR_MIS5_Pos) /*!< 0x00000020…
Dstm32h563xx.h7606 #define DMA_MISR_MIS5_Pos (5U) macro
7607 #define DMA_MISR_MIS5_Msk (0x1UL << DMA_MISR_MIS5_Pos) /*!< 0x00000020…
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u545xx.h6122 #define DMA_MISR_MIS5_Pos (5U) macro
6123 #define DMA_MISR_MIS5_Msk (0x1UL << DMA_MISR_MIS5_Pos) /*!< 0x00000020…
Dstm32u535xx.h5722 #define DMA_MISR_MIS5_Pos (5U) macro
5723 #define DMA_MISR_MIS5_Msk (0x1UL << DMA_MISR_MIS5_Pos) /*!< 0x00000020…
Dstm32u575xx.h6121 #define DMA_MISR_MIS5_Pos (5U) macro
6122 #define DMA_MISR_MIS5_Msk (0x1UL << DMA_MISR_MIS5_Pos) /*!< 0x00000020…
Dstm32u585xx.h6570 #define DMA_MISR_MIS5_Pos (5U) macro
6571 #define DMA_MISR_MIS5_Msk (0x1UL << DMA_MISR_MIS5_Pos) /*!< 0x00000020…
Dstm32u595xx.h6377 #define DMA_MISR_MIS5_Pos (5U) macro
6378 #define DMA_MISR_MIS5_Msk (0x1UL << DMA_MISR_MIS5_Pos) /*!< 0x00000020…
Dstm32u5a5xx.h6826 #define DMA_MISR_MIS5_Pos (5U) macro
6827 #define DMA_MISR_MIS5_Msk (0x1UL << DMA_MISR_MIS5_Pos) /*!< 0x00000020…
Dstm32u5f7xx.h6673 #define DMA_MISR_MIS5_Pos (5U) macro
6674 #define DMA_MISR_MIS5_Msk (0x1UL << DMA_MISR_MIS5_Pos) /*!< 0x00000020…
Dstm32u599xx.h6665 #define DMA_MISR_MIS5_Pos (5U) macro
6666 #define DMA_MISR_MIS5_Msk (0x1UL << DMA_MISR_MIS5_Pos) /*!< 0x00000020…
Dstm32u5g7xx.h7122 #define DMA_MISR_MIS5_Pos (5U) macro
7123 #define DMA_MISR_MIS5_Msk (0x1UL << DMA_MISR_MIS5_Pos) /*!< 0x00000020…
Dstm32u5f9xx.h6793 #define DMA_MISR_MIS5_Pos (5U) macro
6794 #define DMA_MISR_MIS5_Msk (0x1UL << DMA_MISR_MIS5_Pos) /*!< 0x00000020…
/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h4879 #define DMA_MISR_MIS5_Pos (5U) macro
4880 #define DMA_MISR_MIS5_Msk (0x1UL << DMA_MISR_MIS5_Pos) /*!< 0x00000020…
Dstm32h7s7xx.h5403 #define DMA_MISR_MIS5_Pos (5U) macro
5404 #define DMA_MISR_MIS5_Msk (0x1UL << DMA_MISR_MIS5_Pos) /*!< 0x00000020…
Dstm32h7s3xx.h5324 #define DMA_MISR_MIS5_Pos (5U) macro
5325 #define DMA_MISR_MIS5_Msk (0x1UL << DMA_MISR_MIS5_Pos) /*!< 0x00000020…
Dstm32h7r7xx.h4956 #define DMA_MISR_MIS5_Pos (5U) macro
4957 #define DMA_MISR_MIS5_Msk (0x1UL << DMA_MISR_MIS5_Pos) /*!< 0x00000020…

12