Home
last modified time | relevance | path

Searched refs:DMA_CSR_TOF_Msk (Results 1 – 25 of 31) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h2204 #define DMA_CSR_TOF_Msk (0x1UL << DMA_CSR_TOF_Pos) /*!< 0x00004000… macro
2205 #define DMA_CSR_TOF DMA_CSR_TOF_Msk /*!< Trigger ov…
Dstm32wba52xx.h2789 #define DMA_CSR_TOF_Msk (0x1UL << DMA_CSR_TOF_Pos) /*!< 0x00004000… macro
2790 #define DMA_CSR_TOF DMA_CSR_TOF_Msk /*!< Trigger ov…
Dstm32wba54xx.h2972 #define DMA_CSR_TOF_Msk (0x1UL << DMA_CSR_TOF_Pos) /*!< 0x00004000… macro
2973 #define DMA_CSR_TOF DMA_CSR_TOF_Msk /*!< Trigger ov…
Dstm32wba5mxx.h2972 #define DMA_CSR_TOF_Msk (0x1UL << DMA_CSR_TOF_Pos) /*!< 0x00004000… macro
2973 #define DMA_CSR_TOF DMA_CSR_TOF_Msk /*!< Trigger ov…
Dstm32wba55xx.h2972 #define DMA_CSR_TOF_Msk (0x1UL << DMA_CSR_TOF_Pos) /*!< 0x00004000… macro
2973 #define DMA_CSR_TOF DMA_CSR_TOF_Msk /*!< Trigger ov…
/hal_stm32-latest/stm32cube/stm32h5xx/soc/
Dstm32h503xx.h3810 #define DMA_CSR_TOF_Msk (0x1UL << DMA_CSR_TOF_Pos) /*!< 0x00004000… macro
3811 #define DMA_CSR_TOF DMA_CSR_TOF_Msk /*!< Trigger ov…
Dstm32h523xx.h5166 #define DMA_CSR_TOF_Msk (0x1UL << DMA_CSR_TOF_Pos) /*!< 0x00004000… macro
5167 #define DMA_CSR_TOF DMA_CSR_TOF_Msk /*!< Trigger ov…
Dstm32h562xx.h5609 #define DMA_CSR_TOF_Msk (0x1UL << DMA_CSR_TOF_Pos) /*!< 0x00004000… macro
5610 #define DMA_CSR_TOF DMA_CSR_TOF_Msk /*!< Trigger ov…
Dstm32h533xx.h5575 #define DMA_CSR_TOF_Msk (0x1UL << DMA_CSR_TOF_Pos) /*!< 0x00004000… macro
5576 #define DMA_CSR_TOF DMA_CSR_TOF_Msk /*!< Trigger ov…
Dstm32h573xx.h8102 #define DMA_CSR_TOF_Msk (0x1UL << DMA_CSR_TOF_Pos) /*!< 0x00004000… macro
8103 #define DMA_CSR_TOF DMA_CSR_TOF_Msk /*!< Trigger ov…
Dstm32h563xx.h7693 #define DMA_CSR_TOF_Msk (0x1UL << DMA_CSR_TOF_Pos) /*!< 0x00004000… macro
7694 #define DMA_CSR_TOF DMA_CSR_TOF_Msk /*!< Trigger ov…
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u545xx.h6257 #define DMA_CSR_TOF_Msk (0x1UL << DMA_CSR_TOF_Pos) /*!< 0x00004000… macro
6258 #define DMA_CSR_TOF DMA_CSR_TOF_Msk /*!< Trigger ov…
Dstm32u535xx.h5857 #define DMA_CSR_TOF_Msk (0x1UL << DMA_CSR_TOF_Pos) /*!< 0x00004000… macro
5858 #define DMA_CSR_TOF DMA_CSR_TOF_Msk /*!< Trigger ov…
Dstm32u575xx.h6256 #define DMA_CSR_TOF_Msk (0x1UL << DMA_CSR_TOF_Pos) /*!< 0x00004000… macro
6257 #define DMA_CSR_TOF DMA_CSR_TOF_Msk /*!< Trigger ov…
Dstm32u585xx.h6705 #define DMA_CSR_TOF_Msk (0x1UL << DMA_CSR_TOF_Pos) /*!< 0x00004000… macro
6706 #define DMA_CSR_TOF DMA_CSR_TOF_Msk /*!< Trigger ov…
Dstm32u595xx.h6512 #define DMA_CSR_TOF_Msk (0x1UL << DMA_CSR_TOF_Pos) /*!< 0x00004000… macro
6513 #define DMA_CSR_TOF DMA_CSR_TOF_Msk /*!< Trigger ov…
Dstm32u5a5xx.h6961 #define DMA_CSR_TOF_Msk (0x1UL << DMA_CSR_TOF_Pos) /*!< 0x00004000… macro
6962 #define DMA_CSR_TOF DMA_CSR_TOF_Msk /*!< Trigger ov…
Dstm32u5f7xx.h6808 #define DMA_CSR_TOF_Msk (0x1UL << DMA_CSR_TOF_Pos) /*!< 0x00004000… macro
6809 #define DMA_CSR_TOF DMA_CSR_TOF_Msk /*!< Trigger ov…
Dstm32u599xx.h6800 #define DMA_CSR_TOF_Msk (0x1UL << DMA_CSR_TOF_Pos) /*!< 0x00004000… macro
6801 #define DMA_CSR_TOF DMA_CSR_TOF_Msk /*!< Trigger ov…
Dstm32u5g7xx.h7257 #define DMA_CSR_TOF_Msk (0x1UL << DMA_CSR_TOF_Pos) /*!< 0x00004000… macro
7258 #define DMA_CSR_TOF DMA_CSR_TOF_Msk /*!< Trigger ov…
Dstm32u5f9xx.h6928 #define DMA_CSR_TOF_Msk (0x1UL << DMA_CSR_TOF_Pos) /*!< 0x00004000… macro
6929 #define DMA_CSR_TOF DMA_CSR_TOF_Msk /*!< Trigger ov…
/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h4964 #define DMA_CSR_TOF_Msk (0x1UL << DMA_CSR_TOF_Pos) /*!< 0x00004000… macro
4965 #define DMA_CSR_TOF DMA_CSR_TOF_Msk /*!< Trigger ov…
Dstm32h7s7xx.h5488 #define DMA_CSR_TOF_Msk (0x1UL << DMA_CSR_TOF_Pos) /*!< 0x00004000… macro
5489 #define DMA_CSR_TOF DMA_CSR_TOF_Msk /*!< Trigger ov…
Dstm32h7s3xx.h5409 #define DMA_CSR_TOF_Msk (0x1UL << DMA_CSR_TOF_Pos) /*!< 0x00004000… macro
5410 #define DMA_CSR_TOF DMA_CSR_TOF_Msk /*!< Trigger ov…
Dstm32h7r7xx.h5041 #define DMA_CSR_TOF_Msk (0x1UL << DMA_CSR_TOF_Pos) /*!< 0x00004000… macro
5042 #define DMA_CSR_TOF DMA_CSR_TOF_Msk /*!< Trigger ov…

12