Home
last modified time | relevance | path

Searched refs:DMA_CLLR_UDA_Pos (Results 1 – 25 of 31) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h2357 #define DMA_CLLR_UDA_Pos (27U) macro
2358 #define DMA_CLLR_UDA_Msk (0x1UL << DMA_CLLR_UDA_Pos) /*!< 0x08000000…
Dstm32wba52xx.h2942 #define DMA_CLLR_UDA_Pos (27U) macro
2943 #define DMA_CLLR_UDA_Msk (0x1UL << DMA_CLLR_UDA_Pos) /*!< 0x08000000…
Dstm32wba54xx.h3125 #define DMA_CLLR_UDA_Pos (27U) macro
3126 #define DMA_CLLR_UDA_Msk (0x1UL << DMA_CLLR_UDA_Pos) /*!< 0x08000000…
Dstm32wba5mxx.h3125 #define DMA_CLLR_UDA_Pos (27U) macro
3126 #define DMA_CLLR_UDA_Msk (0x1UL << DMA_CLLR_UDA_Pos) /*!< 0x08000000…
Dstm32wba55xx.h3125 #define DMA_CLLR_UDA_Pos (27U) macro
3126 #define DMA_CLLR_UDA_Msk (0x1UL << DMA_CLLR_UDA_Pos) /*!< 0x08000000…
/hal_stm32-latest/stm32cube/stm32h5xx/soc/
Dstm32h503xx.h3997 #define DMA_CLLR_UDA_Pos (27U) macro
3998 #define DMA_CLLR_UDA_Msk (0x1UL << DMA_CLLR_UDA_Pos) /*!< 0x08000000…
Dstm32h523xx.h5359 #define DMA_CLLR_UDA_Pos (27U) macro
5360 #define DMA_CLLR_UDA_Msk (0x1UL << DMA_CLLR_UDA_Pos) /*!< 0x08000000…
Dstm32h562xx.h5802 #define DMA_CLLR_UDA_Pos (27U) macro
5803 #define DMA_CLLR_UDA_Msk (0x1UL << DMA_CLLR_UDA_Pos) /*!< 0x08000000…
Dstm32h533xx.h5768 #define DMA_CLLR_UDA_Pos (27U) macro
5769 #define DMA_CLLR_UDA_Msk (0x1UL << DMA_CLLR_UDA_Pos) /*!< 0x08000000…
Dstm32h573xx.h8295 #define DMA_CLLR_UDA_Pos (27U) macro
8296 #define DMA_CLLR_UDA_Msk (0x1UL << DMA_CLLR_UDA_Pos) /*!< 0x08000000…
Dstm32h563xx.h7886 #define DMA_CLLR_UDA_Pos (27U) macro
7887 #define DMA_CLLR_UDA_Msk (0x1UL << DMA_CLLR_UDA_Pos) /*!< 0x08000000…
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u545xx.h6447 #define DMA_CLLR_UDA_Pos (27U) macro
6448 #define DMA_CLLR_UDA_Msk (0x1UL << DMA_CLLR_UDA_Pos) /*!< 0x08000000…
Dstm32u535xx.h6047 #define DMA_CLLR_UDA_Pos (27U) macro
6048 #define DMA_CLLR_UDA_Msk (0x1UL << DMA_CLLR_UDA_Pos) /*!< 0x08000000…
Dstm32u575xx.h6446 #define DMA_CLLR_UDA_Pos (27U) macro
6447 #define DMA_CLLR_UDA_Msk (0x1UL << DMA_CLLR_UDA_Pos) /*!< 0x08000000…
Dstm32u585xx.h6895 #define DMA_CLLR_UDA_Pos (27U) macro
6896 #define DMA_CLLR_UDA_Msk (0x1UL << DMA_CLLR_UDA_Pos) /*!< 0x08000000…
Dstm32u595xx.h6702 #define DMA_CLLR_UDA_Pos (27U) macro
6703 #define DMA_CLLR_UDA_Msk (0x1UL << DMA_CLLR_UDA_Pos) /*!< 0x08000000…
Dstm32u5a5xx.h7151 #define DMA_CLLR_UDA_Pos (27U) macro
7152 #define DMA_CLLR_UDA_Msk (0x1UL << DMA_CLLR_UDA_Pos) /*!< 0x08000000…
Dstm32u5f7xx.h6998 #define DMA_CLLR_UDA_Pos (27U) macro
6999 #define DMA_CLLR_UDA_Msk (0x1UL << DMA_CLLR_UDA_Pos) /*!< 0x08000000…
Dstm32u599xx.h6990 #define DMA_CLLR_UDA_Pos (27U) macro
6991 #define DMA_CLLR_UDA_Msk (0x1UL << DMA_CLLR_UDA_Pos) /*!< 0x08000000…
Dstm32u5g7xx.h7447 #define DMA_CLLR_UDA_Pos (27U) macro
7448 #define DMA_CLLR_UDA_Msk (0x1UL << DMA_CLLR_UDA_Pos) /*!< 0x08000000…
Dstm32u5f9xx.h7118 #define DMA_CLLR_UDA_Pos (27U) macro
7119 #define DMA_CLLR_UDA_Msk (0x1UL << DMA_CLLR_UDA_Pos) /*!< 0x08000000…
/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h5154 #define DMA_CLLR_UDA_Pos (27U) macro
5155 #define DMA_CLLR_UDA_Msk (0x1UL << DMA_CLLR_UDA_Pos) /*!< 0x08000000…
Dstm32h7s7xx.h5678 #define DMA_CLLR_UDA_Pos (27U) macro
5679 #define DMA_CLLR_UDA_Msk (0x1UL << DMA_CLLR_UDA_Pos) /*!< 0x08000000…
Dstm32h7s3xx.h5599 #define DMA_CLLR_UDA_Pos (27U) macro
5600 #define DMA_CLLR_UDA_Msk (0x1UL << DMA_CLLR_UDA_Pos) /*!< 0x08000000…
Dstm32h7r7xx.h5231 #define DMA_CLLR_UDA_Pos (27U) macro
5232 #define DMA_CLLR_UDA_Msk (0x1UL << DMA_CLLR_UDA_Pos) /*!< 0x08000000…

12