/hal_stm32-latest/stm32cube/stm32wbaxx/soc/ |
D | stm32wba50xx.h | 2165 #define DMA_CFCR_DTEF_Pos (10U) macro 2166 #define DMA_CFCR_DTEF_Msk (0x1UL << DMA_CFCR_DTEF_Pos) /*!< 0x00000400…
|
D | stm32wba52xx.h | 2750 #define DMA_CFCR_DTEF_Pos (10U) macro 2751 #define DMA_CFCR_DTEF_Msk (0x1UL << DMA_CFCR_DTEF_Pos) /*!< 0x00000400…
|
D | stm32wba54xx.h | 2933 #define DMA_CFCR_DTEF_Pos (10U) macro 2934 #define DMA_CFCR_DTEF_Msk (0x1UL << DMA_CFCR_DTEF_Pos) /*!< 0x00000400…
|
D | stm32wba5mxx.h | 2933 #define DMA_CFCR_DTEF_Pos (10U) macro 2934 #define DMA_CFCR_DTEF_Msk (0x1UL << DMA_CFCR_DTEF_Pos) /*!< 0x00000400…
|
D | stm32wba55xx.h | 2933 #define DMA_CFCR_DTEF_Pos (10U) macro 2934 #define DMA_CFCR_DTEF_Msk (0x1UL << DMA_CFCR_DTEF_Pos) /*!< 0x00000400…
|
/hal_stm32-latest/stm32cube/stm32h5xx/soc/ |
D | stm32h503xx.h | 3771 #define DMA_CFCR_DTEF_Pos (10U) macro 3772 #define DMA_CFCR_DTEF_Msk (0x1UL << DMA_CFCR_DTEF_Pos) /*!< 0x00000400…
|
D | stm32h523xx.h | 5127 #define DMA_CFCR_DTEF_Pos (10U) macro 5128 #define DMA_CFCR_DTEF_Msk (0x1UL << DMA_CFCR_DTEF_Pos) /*!< 0x00000400…
|
D | stm32h562xx.h | 5570 #define DMA_CFCR_DTEF_Pos (10U) macro 5571 #define DMA_CFCR_DTEF_Msk (0x1UL << DMA_CFCR_DTEF_Pos) /*!< 0x00000400…
|
D | stm32h533xx.h | 5536 #define DMA_CFCR_DTEF_Pos (10U) macro 5537 #define DMA_CFCR_DTEF_Msk (0x1UL << DMA_CFCR_DTEF_Pos) /*!< 0x00000400…
|
D | stm32h573xx.h | 8063 #define DMA_CFCR_DTEF_Pos (10U) macro 8064 #define DMA_CFCR_DTEF_Msk (0x1UL << DMA_CFCR_DTEF_Pos) /*!< 0x00000400…
|
D | stm32h563xx.h | 7654 #define DMA_CFCR_DTEF_Pos (10U) macro 7655 #define DMA_CFCR_DTEF_Msk (0x1UL << DMA_CFCR_DTEF_Pos) /*!< 0x00000400…
|
/hal_stm32-latest/stm32cube/stm32u5xx/soc/ |
D | stm32u545xx.h | 6218 #define DMA_CFCR_DTEF_Pos (10U) macro 6219 #define DMA_CFCR_DTEF_Msk (0x1UL << DMA_CFCR_DTEF_Pos) /*!< 0x00000400…
|
D | stm32u535xx.h | 5818 #define DMA_CFCR_DTEF_Pos (10U) macro 5819 #define DMA_CFCR_DTEF_Msk (0x1UL << DMA_CFCR_DTEF_Pos) /*!< 0x00000400…
|
D | stm32u575xx.h | 6217 #define DMA_CFCR_DTEF_Pos (10U) macro 6218 #define DMA_CFCR_DTEF_Msk (0x1UL << DMA_CFCR_DTEF_Pos) /*!< 0x00000400…
|
D | stm32u585xx.h | 6666 #define DMA_CFCR_DTEF_Pos (10U) macro 6667 #define DMA_CFCR_DTEF_Msk (0x1UL << DMA_CFCR_DTEF_Pos) /*!< 0x00000400…
|
D | stm32u595xx.h | 6473 #define DMA_CFCR_DTEF_Pos (10U) macro 6474 #define DMA_CFCR_DTEF_Msk (0x1UL << DMA_CFCR_DTEF_Pos) /*!< 0x00000400…
|
D | stm32u5a5xx.h | 6922 #define DMA_CFCR_DTEF_Pos (10U) macro 6923 #define DMA_CFCR_DTEF_Msk (0x1UL << DMA_CFCR_DTEF_Pos) /*!< 0x00000400…
|
D | stm32u5f7xx.h | 6769 #define DMA_CFCR_DTEF_Pos (10U) macro 6770 #define DMA_CFCR_DTEF_Msk (0x1UL << DMA_CFCR_DTEF_Pos) /*!< 0x00000400…
|
D | stm32u599xx.h | 6761 #define DMA_CFCR_DTEF_Pos (10U) macro 6762 #define DMA_CFCR_DTEF_Msk (0x1UL << DMA_CFCR_DTEF_Pos) /*!< 0x00000400…
|
D | stm32u5g7xx.h | 7218 #define DMA_CFCR_DTEF_Pos (10U) macro 7219 #define DMA_CFCR_DTEF_Msk (0x1UL << DMA_CFCR_DTEF_Pos) /*!< 0x00000400…
|
D | stm32u5f9xx.h | 6889 #define DMA_CFCR_DTEF_Pos (10U) macro 6890 #define DMA_CFCR_DTEF_Msk (0x1UL << DMA_CFCR_DTEF_Pos) /*!< 0x00000400…
|
/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/ |
D | stm32h7r3xx.h | 4925 #define DMA_CFCR_DTEF_Pos (10U) macro 4926 #define DMA_CFCR_DTEF_Msk (0x1UL << DMA_CFCR_DTEF_Pos) /*!< 0x00000400…
|
D | stm32h7s7xx.h | 5449 #define DMA_CFCR_DTEF_Pos (10U) macro 5450 #define DMA_CFCR_DTEF_Msk (0x1UL << DMA_CFCR_DTEF_Pos) /*!< 0x00000400…
|
D | stm32h7s3xx.h | 5370 #define DMA_CFCR_DTEF_Pos (10U) macro 5371 #define DMA_CFCR_DTEF_Msk (0x1UL << DMA_CFCR_DTEF_Pos) /*!< 0x00000400…
|
D | stm32h7r7xx.h | 5002 #define DMA_CFCR_DTEF_Pos (10U) macro 5003 #define DMA_CFCR_DTEF_Msk (0x1UL << DMA_CFCR_DTEF_Pos) /*!< 0x00000400…
|