Home
last modified time | relevance | path

Searched refs:CRC_DR_DR_Pos (Results 1 – 25 of 278) sorted by relevance

12345678910>>...12

/hal_stm32-latest/stm32cube/stm32wb0x/soc/
Dstm32wb05.h1377 #define CRC_DR_DR_Pos (0UL) /*!<CRC DR: DR … macro
1380 #define CRC_DR_DR_0 (0x1U << CRC_DR_DR_Pos)
1381 #define CRC_DR_DR_1 (0x2U << CRC_DR_DR_Pos)
1382 #define CRC_DR_DR_2 (0x4U << CRC_DR_DR_Pos)
1383 #define CRC_DR_DR_3 (0x8U << CRC_DR_DR_Pos)
1384 #define CRC_DR_DR_4 (0x10U << CRC_DR_DR_Pos)
1385 #define CRC_DR_DR_5 (0x20U << CRC_DR_DR_Pos)
1386 #define CRC_DR_DR_6 (0x40U << CRC_DR_DR_Pos)
1387 #define CRC_DR_DR_7 (0x80U << CRC_DR_DR_Pos)
1388 #define CRC_DR_DR_8 (0x100U << CRC_DR_DR_Pos)
[all …]
Dstm32wb07.h1466 #define CRC_DR_DR_Pos (0UL) /*!<CRC DR: DR … macro
1469 #define CRC_DR_DR_0 (0x1U << CRC_DR_DR_Pos)
1470 #define CRC_DR_DR_1 (0x2U << CRC_DR_DR_Pos)
1471 #define CRC_DR_DR_2 (0x4U << CRC_DR_DR_Pos)
1472 #define CRC_DR_DR_3 (0x8U << CRC_DR_DR_Pos)
1473 #define CRC_DR_DR_4 (0x10U << CRC_DR_DR_Pos)
1474 #define CRC_DR_DR_5 (0x20U << CRC_DR_DR_Pos)
1475 #define CRC_DR_DR_6 (0x40U << CRC_DR_DR_Pos)
1476 #define CRC_DR_DR_7 (0x80U << CRC_DR_DR_Pos)
1477 #define CRC_DR_DR_8 (0x100U << CRC_DR_DR_Pos)
[all …]
Dstm32wb09.h1377 #define CRC_DR_DR_Pos (0UL) /*!<CRC DR: DR … macro
1380 #define CRC_DR_DR_0 (0x1U << CRC_DR_DR_Pos)
1381 #define CRC_DR_DR_1 (0x2U << CRC_DR_DR_Pos)
1382 #define CRC_DR_DR_2 (0x4U << CRC_DR_DR_Pos)
1383 #define CRC_DR_DR_3 (0x8U << CRC_DR_DR_Pos)
1384 #define CRC_DR_DR_4 (0x10U << CRC_DR_DR_Pos)
1385 #define CRC_DR_DR_5 (0x20U << CRC_DR_DR_Pos)
1386 #define CRC_DR_DR_6 (0x40U << CRC_DR_DR_Pos)
1387 #define CRC_DR_DR_7 (0x80U << CRC_DR_DR_Pos)
1388 #define CRC_DR_DR_8 (0x100U << CRC_DR_DR_Pos)
[all …]
Dstm32wb06.h1466 #define CRC_DR_DR_Pos (0UL) /*!<CRC DR: DR … macro
1469 #define CRC_DR_DR_0 (0x1U << CRC_DR_DR_Pos)
1470 #define CRC_DR_DR_1 (0x2U << CRC_DR_DR_Pos)
1471 #define CRC_DR_DR_2 (0x4U << CRC_DR_DR_Pos)
1472 #define CRC_DR_DR_3 (0x8U << CRC_DR_DR_Pos)
1473 #define CRC_DR_DR_4 (0x10U << CRC_DR_DR_Pos)
1474 #define CRC_DR_DR_5 (0x20U << CRC_DR_DR_Pos)
1475 #define CRC_DR_DR_6 (0x40U << CRC_DR_DR_Pos)
1476 #define CRC_DR_DR_7 (0x80U << CRC_DR_DR_Pos)
1477 #define CRC_DR_DR_8 (0x100U << CRC_DR_DR_Pos)
[all …]
/hal_stm32-latest/stm32cube/stm32f1xx/soc/
Dstm32f101x6.h591 #define CRC_DR_DR_Pos (0U) macro
592 #define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */
Dstm32f101xb.h606 #define CRC_DR_DR_Pos (0U) macro
607 #define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */
Dstm32f100xb.h666 #define CRC_DR_DR_Pos (0U) macro
667 #define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */
Dstm32f102x6.h631 #define CRC_DR_DR_Pos (0U) macro
632 #define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */
/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f030x6.h859 #define CRC_DR_DR_Pos (0U) macro
860 #define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */
Dstm32f030x8.h875 #define CRC_DR_DR_Pos (0U) macro
876 #define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */
Dstm32f070x6.h904 #define CRC_DR_DR_Pos (0U) macro
905 #define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */
Dstm32f031x6.h872 #define CRC_DR_DR_Pos (0U) macro
873 #define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */
Dstm32f030xc.h891 #define CRC_DR_DR_Pos (0U) macro
892 #define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */
Dstm32f038xx.h871 #define CRC_DR_DR_Pos (0U) macro
872 #define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */
Dstm32f070xb.h927 #define CRC_DR_DR_Pos (0U) macro
928 #define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */
/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l041xx.h1104 #define CRC_DR_DR_Pos (0U) macro
1105 #define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */
Dstm32l010x8.h870 #define CRC_DR_DR_Pos (0U) macro
871 #define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */
Dstm32l010xb.h875 #define CRC_DR_DR_Pos (0U) macro
876 #define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */
Dstm32l011xx.h967 #define CRC_DR_DR_Pos (0U) macro
968 #define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */
Dstm32l021xx.h1095 #define CRC_DR_DR_Pos (0U) macro
1096 #define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */
Dstm32l031xx.h976 #define CRC_DR_DR_Pos (0U) macro
977 #define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */
Dstm32l051xx.h1011 #define CRC_DR_DR_Pos (0U) macro
1012 #define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */
Dstm32l010x4.h862 #define CRC_DR_DR_Pos (0U) macro
863 #define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */
Dstm32l010x6.h868 #define CRC_DR_DR_Pos (0U) macro
869 #define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */
Dstm32l081xx.h1161 #define CRC_DR_DR_Pos (0U) macro
1162 #define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */

12345678910>>...12