ADC_INJ_TRIG_EXT_EDGE_DEFAULT (reference) in projects: hal_stm32-latest

Project(s)

Full Search
Definition
Symbol
File Path
History
Type

Searched refs:ADC_INJ_TRIG_EXT_EDGE_DEFAULT (Results 1 – 15 of 15) sorted by relevance

/hal_stm32-latest/stm32cube/stm32f3xx/drivers/include/
D	stm32f3xx_ll_adc.h	164 #define ADC_INJ_TRIG_EXT_EDGE_DEFAULT (ADC_JSQR_JEXTEN_0) /* Trigger edge set to rising edge (… macro 178 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 1U)) \| \ 179 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 2U)) \| \ 180 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 3U)) ) 1059 #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO (ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 1060 #define LL_ADC_INJ_TRIG_EXT_TIM1_CH4 (ADC_JSQR_JEXTSEL_0 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 1061 #define LL_ADC_INJ_TRIG_EXT_TIM2_TRGO_ADC12 (ADC_JSQR_JEXTSEL_1 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 1062 …_TIM2_CH1_ADC12 (ADC_JSQR_JEXTSEL_1 \| ADC_JSQR_JEXTSEL_0 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 1063 #define LL_ADC_INJ_TRIG_EXT_TIM3_CH4_ADC12 (ADC_JSQR_JEXTSEL_2 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 1064 …_TIM4_TRGO_ADC12 (ADC_JSQR_JEXTSEL_2 \| ADC_JSQR_JEXTSEL_0 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … [all …]
/hal_stm32-latest/stm32cube/stm32g4xx/drivers/include/
D	stm32g4xx_ll_adc.h	146 #define ADC_INJ_TRIG_EXT_EDGE_DEFAULT (ADC_JSQR_JEXTEN_0) /* Trigger edge set to rising edge (… macro 162 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 1UL)) \| \ 163 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 2UL)) \| \ 164 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 3UL)) ) 1422 #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO (ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 1425 #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2 (ADC_JSQR_JEXTSEL_3 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 1429 … ADC_JSQR_JEXTSEL_0 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /!< 1435 #define LL_ADC_INJ_TRIG_EXT_TIM1_CH4 (ADC_JSQR_JEXTSEL_0 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 1439 #define LL_ADC_INJ_TRIG_EXT_TIM2_TRGO (ADC_JSQR_JEXTSEL_1 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 1443 … ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /!< [all …]
/hal_stm32-latest/stm32cube/stm32f2xx/drivers/include/
D	stm32f2xx_ll_adc.h	138 #define ADC_INJ_TRIG_EXT_EDGE_DEFAULT (ADC_CR2_JEXTEN_0) /* Trigger edge set to rising edge (d… macro 152 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) >> (4U * 1U)) \| \ 153 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) >> (4U * 2U)) \| \ 154 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) >> (4U * 3U))) 757 #define LL_ADC_INJ_TRIG_EXT_TIM1_CH4 (ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 758 #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO (ADC_CR2_JEXTSEL_0 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 759 #define LL_ADC_INJ_TRIG_EXT_TIM2_CH1 (ADC_CR2_JEXTSEL_1 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 760 …G_EXT_TIM2_TRGO (ADC_CR2_JEXTSEL_1 \| ADC_CR2_JEXTSEL_0 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 761 #define LL_ADC_INJ_TRIG_EXT_TIM3_CH2 (ADC_CR2_JEXTSEL_2 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 762 …G_EXT_TIM3_CH4 (ADC_CR2_JEXTSEL_2 \| ADC_CR2_JEXTSEL_0 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … [all …]
/hal_stm32-latest/stm32cube/stm32n6xx/drivers/include/
D	stm32n6xx_ll_adc.h	142 #define ADC_INJ_TRIG_EXT_EDGE_DEFAULT (ADC_JSQR_JEXTEN_0) /* Trigger edge set to rising edge (… macro 158 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 1UL)) \| \ 159 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 2UL)) \| \ 160 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 3UL)) ) 1319 #define LL_ADC_INJ_TRIG_EXT_EXTI_LINE15 (ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /… 1322 #define LL_ADC_INJ_TRIG_EXT_TIM1_CH4 (ADC_JSQR_JEXTSEL_0 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /… 1326 #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO (ADC_JSQR_JEXTSEL_2 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /… 1330 … \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /!< ADC group inject. 1334 … \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /!< ADC group inject. 1339 … \| ADC_JSQR_JEXTSEL_0 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /!< ADC group inject. [all …]
/hal_stm32-latest/stm32cube/stm32f4xx/drivers/include/
D	stm32f4xx_ll_adc.h	138 #define ADC_INJ_TRIG_EXT_EDGE_DEFAULT (ADC_CR2_JEXTEN_0) /* Trigger edge set to rising edge (d… macro 152 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) >> (4UL * 1UL)) \| \ 153 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) >> (4UL * 2UL)) \| \ 154 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) >> (4UL * 3UL))) 780 #define LL_ADC_INJ_TRIG_EXT_TIM1_CH4 (ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 781 #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO (ADC_CR2_JEXTSEL_0 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 782 #define LL_ADC_INJ_TRIG_EXT_TIM2_CH1 (ADC_CR2_JEXTSEL_1 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 783 …G_EXT_TIM2_TRGO (ADC_CR2_JEXTSEL_1 \| ADC_CR2_JEXTSEL_0 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 784 #define LL_ADC_INJ_TRIG_EXT_TIM3_CH2 (ADC_CR2_JEXTSEL_2 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 785 …G_EXT_TIM3_CH4 (ADC_CR2_JEXTSEL_2 \| ADC_CR2_JEXTSEL_0 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … [all …]
/hal_stm32-latest/stm32cube/stm32f7xx/drivers/include/
D	stm32f7xx_ll_adc.h	138 #define ADC_INJ_TRIG_EXT_EDGE_DEFAULT (ADC_CR2_JEXTEN_0) /* Trigger edge set to rising edge (d… macro 152 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) >> (4U * 1U)) \| \ 153 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) >> (4U * 2U)) \| \ 154 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) >> (4U * 3U))) 768 #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO (ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 769 #define LL_ADC_INJ_TRIG_EXT_TIM1_CH4 (ADC_CR2_JEXTSEL_0 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 770 #define LL_ADC_INJ_TRIG_EXT_TIM2_TRGO (ADC_CR2_JEXTSEL_1 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 771 …G_EXT_TIM2_CH1 (ADC_CR2_JEXTSEL_1 \| ADC_CR2_JEXTSEL_0 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 772 #define LL_ADC_INJ_TRIG_EXT_TIM3_CH4 (ADC_CR2_JEXTSEL_2 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 773 …G_EXT_TIM4_TRGO (ADC_CR2_JEXTSEL_2 \| ADC_CR2_JEXTSEL_0 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … [all …]
/hal_stm32-latest/stm32cube/stm32h5xx/drivers/include/
D	stm32h5xx_ll_adc.h	140 #define ADC_INJ_TRIG_EXT_EDGE_DEFAULT (ADC_JSQR_JEXTEN_0) /* Trigger edge set to rising edge (… macro 156 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 1UL)) \| \ 157 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 2UL)) \| \ 158 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 3UL)) ) 1274 #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO (ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /… 1277 #define LL_ADC_INJ_TRIG_EXT_TIM1_CH4 (ADC_JSQR_JEXTSEL_0 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /… 1281 #define LL_ADC_INJ_TRIG_EXT_TIM2_TRGO (ADC_JSQR_JEXTSEL_1 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /… 1285 … \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /!< ADC group injected 1289 #define LL_ADC_INJ_TRIG_EXT_TIM3_CH4 (ADC_JSQR_JEXTSEL_2 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /… 1294 … \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /!< ADC group injected [all …]
/hal_stm32-latest/stm32cube/stm32mp1xx/drivers/include/
D	stm32mp1xx_ll_adc.h	159 #define ADC_INJ_TRIG_EXT_EDGE_DEFAULT (ADC_JSQR_JEXTEN_0) /* Trigger edge set to rising edge (… macro 173 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 1UL)) \| \ 174 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 2UL)) \| \ 175 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 3UL)) ) 995 #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO (ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 996 #define LL_ADC_INJ_TRIG_EXT_TIM1_CH4 (ADC_JSQR_JEXTSEL_0 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 997 #define LL_ADC_INJ_TRIG_EXT_TIM2_TRGO (ADC_JSQR_JEXTSEL_1 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 998 …EXT_TIM2_CH1 (ADC_JSQR_JEXTSEL_1 \| ADC_JSQR_JEXTSEL_0 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 999 #define LL_ADC_INJ_TRIG_EXT_TIM3_CH4 (ADC_JSQR_JEXTSEL_2 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 1000 …EXT_TIM4_TRGO (ADC_JSQR_JEXTSEL_2 \| ADC_JSQR_JEXTSEL_0 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … [all …]
/hal_stm32-latest/stm32cube/stm32h7rsxx/drivers/include/
D	stm32h7rsxx_ll_adc.h	146 #define ADC_INJ_TRIG_EXT_EDGE_DEFAULT (ADC_JSQR_JEXTEN_0) /* Trigger edge set to rising edge (… macro 162 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 1UL)) \| \ 163 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 2UL)) \| \ 164 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 3UL)) ) 1272 #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO (ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /… 1275 #define LL_ADC_INJ_TRIG_EXT_TIM1_CH4 (ADC_JSQR_JEXTSEL_0 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /… 1279 #define LL_ADC_INJ_TRIG_EXT_TIM2_TRGO (ADC_JSQR_JEXTSEL_1 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /… 1283 … \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /!< ADC group injected 1287 #define LL_ADC_INJ_TRIG_EXT_TIM3_CH4 (ADC_JSQR_JEXTSEL_2 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /!… 1292 … \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /!< ADC group injected [all …]
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/include/
D	stm32h7xx_ll_adc.h	157 #define ADC_INJ_TRIG_EXT_EDGE_DEFAULT (ADC_JSQR_JEXTEN_0) /* Trigger edge set to rising edge (… macro 171 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 1UL)) \| \ 172 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 2UL)) \| \ 173 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 3UL)) ) 1143 #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO (ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 1144 #define LL_ADC_INJ_TRIG_EXT_TIM1_CH4 (ADC_JSQR_JEXTSEL_0 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 1145 #define LL_ADC_INJ_TRIG_EXT_TIM2_TRGO (ADC_JSQR_JEXTSEL_1 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 1146 …EXT_TIM2_CH1 (ADC_JSQR_JEXTSEL_1 \| ADC_JSQR_JEXTSEL_0 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 1147 #define LL_ADC_INJ_TRIG_EXT_TIM3_CH4 (ADC_JSQR_JEXTSEL_2 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 1148 …EXT_TIM4_TRGO (ADC_JSQR_JEXTSEL_2 \| ADC_JSQR_JEXTSEL_0 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … [all …]
/hal_stm32-latest/stm32cube/stm32l1xx/drivers/include/
D	stm32l1xx_ll_adc.h	164 #define ADC_INJ_TRIG_EXT_EDGE_DEFAULT (ADC_CR2_JEXTEN_0) /* Trigger edge set to rising edge (d… macro 178 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) >> (4U * 1U)) \| \ 179 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) >> (4U * 2U)) \| \ 180 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) >> (4U * 3U))) 906 #define LL_ADC_INJ_TRIG_EXT_TIM9_CH1 (ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 907 #define LL_ADC_INJ_TRIG_EXT_TIM9_TRGO (ADC_CR2_JEXTSEL_0 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 908 #define LL_ADC_INJ_TRIG_EXT_TIM2_TRGO (ADC_CR2_JEXTSEL_1 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 909 …G_EXT_TIM2_CH1 (ADC_CR2_JEXTSEL_1 \| ADC_CR2_JEXTSEL_0 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 910 #define LL_ADC_INJ_TRIG_EXT_TIM3_CH4 (ADC_CR2_JEXTSEL_2 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 911 …G_EXT_TIM4_TRGO (ADC_CR2_JEXTSEL_2 \| ADC_CR2_JEXTSEL_0 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … [all …]
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/
D	stm32u5xx_ll_adc.h	206 #define ADC_INJ_TRIG_EXT_EDGE_DEFAULT (ADC_JSQR_JEXTEN_0) /* Trigger edge set to rising edge (… macro 222 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 1UL)) \| \ 223 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 2UL)) \| \ 224 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 3UL)) ) 1427 #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO (ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 1428 #define LL_ADC_INJ_TRIG_EXT_TIM1_CH4 (ADC_JSQR_JEXTSEL_0 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 1429 #define LL_ADC_INJ_TRIG_EXT_TIM2_TRGO (ADC_JSQR_JEXTSEL_1 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 1430 …EXT_TIM2_CH1 (ADC_JSQR_JEXTSEL_1 \| ADC_JSQR_JEXTSEL_0 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 1431 #define LL_ADC_INJ_TRIG_EXT_TIM3_CH4 (ADC_JSQR_JEXTSEL_2 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 1432 …EXT_TIM4_TRGO (ADC_JSQR_JEXTSEL_2 \| ADC_JSQR_JEXTSEL_0 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … [all …]
/hal_stm32-latest/stm32cube/stm32l4xx/drivers/include/
D	stm32l4xx_ll_adc.h	146 #define ADC_INJ_TRIG_EXT_EDGE_DEFAULT (ADC_JSQR_JEXTEN_0) /* Trigger edge set to rising edge (… macro 162 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 1UL)) \| \ 163 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 2UL)) \| \ 164 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 3UL)) ) 1245 #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO (ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /… 1248 #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2 (ADC_JSQR_JEXTSEL_3 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /… 1251 #define LL_ADC_INJ_TRIG_EXT_TIM1_CH4 (ADC_JSQR_JEXTSEL_0 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /… 1255 #define LL_ADC_INJ_TRIG_EXT_TIM2_TRGO (ADC_JSQR_JEXTSEL_1 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /… 1259 … ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /!< ADC group injected 1264 … ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /!< ADC group injected [all …]
/hal_stm32-latest/stm32cube/stm32l5xx/drivers/include/
D	stm32l5xx_ll_adc.h	146 #define ADC_INJ_TRIG_EXT_EDGE_DEFAULT (ADC_JSQR_JEXTEN_0) /* Trigger edge set to rising edge (… macro 162 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 1UL)) \| \ 163 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 2UL)) \| \ 164 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 3UL)) ) 1216 #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO (ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /… 1219 #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2 (ADC_JSQR_JEXTSEL_3 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /… 1222 #define LL_ADC_INJ_TRIG_EXT_TIM1_CH4 (ADC_JSQR_JEXTSEL_0 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /… 1226 #define LL_ADC_INJ_TRIG_EXT_TIM2_TRGO (ADC_JSQR_JEXTSEL_1 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /… 1230 … ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /!< ADC group injected 1235 … ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /!< ADC group injected [all …]
/hal_stm32-latest/stm32cube/stm32wbxx/drivers/include/
D	stm32wbxx_ll_adc.h	157 #define ADC_INJ_TRIG_EXT_EDGE_DEFAULT (ADC_JSQR_JEXTEN_0) /* Trigger edge set to rising edge (… macro 171 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 1UL)) \| \ 172 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 2UL)) \| \ 173 … ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 3UL)) ) 1116 #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO (ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 1117 #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2 (ADC_JSQR_JEXTSEL_3 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 1118 #define LL_ADC_INJ_TRIG_EXT_TIM1_CH4 (ADC_JSQR_JEXTSEL_0 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 1119 #define LL_ADC_INJ_TRIG_EXT_TIM2_TRGO (ADC_JSQR_JEXTSEL_1 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 1120 …EXT_TIM2_CH1 (ADC_JSQR_JEXTSEL_1 \| ADC_JSQR_JEXTSEL_0 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) … 1121 …EXT_EXTI_LINE15 (ADC_JSQR_JEXTSEL_2 \| ADC_JSQR_JEXTSEL_1 \| ADC_INJ_TRIG_EXT_EDGE_DEFAULT) …

Zephyr-2.7.6
Zephyr-3.6.0
Zephyr-3.7.1
Zephyr-4.0.0
Zephyr-4.1.0
Zephyr-latest
acpica-latest
babblesim_base-latest
babblesim_ext_2G4_channel_NtNcable-latest
babblesim_ext_2G4_channel_multiatt-latest
babblesim_ext_2G4_device_WLAN_actmod-latest
babblesim_ext_2G4_device_burst_interferer-latest
babblesim_ext_2G4_device_playback-latest
babblesim_ext_2G4_libPhyComv1-latest
babblesim_ext_2G4_modem_BLE_simple-latest
babblesim_ext_2G4_modem_magic-latest
babblesim_ext_2G4_phy_v1-latest
babblesim_ext_libCryptov1-latest
bsim-latest
cmsis-latest
cmsis-dsp-latest
cmsis-nn-latest
cmsis_6-latest
edtt-latest
fatfs-latest
hal_adi-latest
hal_altera-latest
hal_ambiq-latest
hal_atmel-latest
hal_espressif-latest
hal_ethos_u-latest
hal_gigadevice-latest
hal_infineon-latest
hal_intel-latest
hal_microchip-latest
hal_nordic-latest
hal_nuvoton-latest
hal_nxp-latest
hal_openisa-latest
hal_quicklogic-latest
hal_renesas-latest
hal_rpi_pico-latest
hal_silabs-latest
hal_st-latest
hal_stm32-latest
hal_tdk-latest
hal_telink-latest
hal_ti-latest
hal_wch-latest
hal_wurthelektronik-latest
hal_xtensa-latest
hostap-latest
liblc3-latest
libmctp-latest
libmetal-latest
littlefs-latest
loramac-node-latest
lvgl-latest
mbedtls-latest
mcuboot-latest
mipi-sys-t-latest
net-tools-latest
nrf_hw_models-latest
nrf_wifi-latest
open-amp-latest
openthread-latest
percepio-latest
picolibc-latest
segger-latest
tinycrypt-latest
trusted-firmware-a-latest
trusted-firmware-m-latest
uoscore-uedhoc-latest
zcbor-latest