Home
last modified time | relevance | path

Searched refs:ADC_DF_CONF_PDM_RATE_Pos (Results 1 – 3 of 3) sorted by relevance

/hal_stm32-latest/stm32cube/stm32wb0x/drivers/include/
Dstm32wb0x_ll_adc.h580 #define LL_ADC_PDM_DIV_11 (0x1UL << ADC_DF_CONF_PDM_RATE_Pos) /*!< ADC PDM clock divider 11 */
581 #define LL_ADC_PDM_DIV_12 (0x2UL << ADC_DF_CONF_PDM_RATE_Pos) /*!< ADC PDM clock divider 12 */
582 #define LL_ADC_PDM_DIV_13 (0x3UL << ADC_DF_CONF_PDM_RATE_Pos) /*!< ADC PDM clock divider 13 */
583 #define LL_ADC_PDM_DIV_14 (0x4UL << ADC_DF_CONF_PDM_RATE_Pos) /*!< ADC PDM clock divider 14 */
584 #define LL_ADC_PDM_DIV_15 (0x5UL << ADC_DF_CONF_PDM_RATE_Pos) /*!< ADC PDM clock divider 15 */
585 #define LL_ADC_PDM_DIV_16 (0x6UL << ADC_DF_CONF_PDM_RATE_Pos) /*!< ADC PDM clock divider 16 */
586 #define LL_ADC_PDM_DIV_17 (0x7UL << ADC_DF_CONF_PDM_RATE_Pos) /*!< ADC PDM clock divider 17 */
587 #define LL_ADC_PDM_DIV_18 (0x8UL << ADC_DF_CONF_PDM_RATE_Pos) /*!< ADC PDM clock divider 18 */
588 #define LL_ADC_PDM_DIV_19 (0x9UL << ADC_DF_CONF_PDM_RATE_Pos) /*!< ADC PDM clock divider 19 */
589 #define LL_ADC_PDM_DIV_20 (0xAUL << ADC_DF_CONF_PDM_RATE_Pos) /*!< ADC PDM clock divider 20 */
[all …]
/hal_stm32-latest/stm32cube/stm32wb0x/soc/
Dstm32wb07.h7312 #define ADC_DF_CONF_PDM_RATE_Pos (11UL) /*!<ADC DF_CONF… macro
7315 …C_DF_CONF_PDM_RATE_0 (0x1U << ADC_DF_CONF_PDM_RATE_Pos)
7316 …C_DF_CONF_PDM_RATE_1 (0x2U << ADC_DF_CONF_PDM_RATE_Pos)
7317 …C_DF_CONF_PDM_RATE_2 (0x4U << ADC_DF_CONF_PDM_RATE_Pos)
7318 …C_DF_CONF_PDM_RATE_3 (0x8U << ADC_DF_CONF_PDM_RATE_Pos)
Dstm32wb06.h7312 #define ADC_DF_CONF_PDM_RATE_Pos (11UL) /*!<ADC DF_CONF… macro
7315 …C_DF_CONF_PDM_RATE_0 (0x1U << ADC_DF_CONF_PDM_RATE_Pos)
7316 …C_DF_CONF_PDM_RATE_1 (0x2U << ADC_DF_CONF_PDM_RATE_Pos)
7317 …C_DF_CONF_PDM_RATE_2 (0x4U << ADC_DF_CONF_PDM_RATE_Pos)
7318 …C_DF_CONF_PDM_RATE_3 (0x8U << ADC_DF_CONF_PDM_RATE_Pos)