Home
last modified time | relevance | path

Searched refs:ADC_CSR_OVR1_Pos (Results 1 – 25 of 63) sorted by relevance

123

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h1233 #define ADC_CSR_OVR1_Pos (5U) macro
1234 #define ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos) /*!< 0x00000020 */
Dstm32f410rx.h1233 #define ADC_CSR_OVR1_Pos (5U) macro
1234 #define ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos) /*!< 0x00000020 */
Dstm32f410tx.h1223 #define ADC_CSR_OVR1_Pos (5U) macro
1224 #define ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos) /*!< 0x00000020 */
Dstm32f401xc.h1335 #define ADC_CSR_OVR1_Pos (5U) macro
1336 #define ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos) /*!< 0x00000020 */
Dstm32f401xe.h1335 #define ADC_CSR_OVR1_Pos (5U) macro
1336 #define ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos) /*!< 0x00000020 */
Dstm32f411xe.h1338 #define ADC_CSR_OVR1_Pos (5U) macro
1339 #define ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32l1xx/soc/
Dstm32l152xb.h1485 #define ADC_CSR_OVR1_Pos (5U) macro
1486 #define ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos) /*!< 0x00000020 */
Dstm32l152xba.h1470 #define ADC_CSR_OVR1_Pos (5U) macro
1471 #define ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos) /*!< 0x00000020 */
Dstm32l100xba.h1467 #define ADC_CSR_OVR1_Pos (5U) macro
1468 #define ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos) /*!< 0x00000020 */
Dstm32l100xb.h1467 #define ADC_CSR_OVR1_Pos (5U) macro
1468 #define ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos) /*!< 0x00000020 */
Dstm32l151xb.h1468 #define ADC_CSR_OVR1_Pos (5U) macro
1469 #define ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos) /*!< 0x00000020 */
Dstm32l151xba.h1468 #define ADC_CSR_OVR1_Pos (5U) macro
1469 #define ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos) /*!< 0x00000020 */
Dstm32l100xc.h1521 #define ADC_CSR_OVR1_Pos (5U) macro
1522 #define ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos) /*!< 0x00000020 */
Dstm32l151xc.h1579 #define ADC_CSR_OVR1_Pos (5U) macro
1580 #define ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos) /*!< 0x00000020 */
Dstm32l151xca.h1598 #define ADC_CSR_OVR1_Pos (5U) macro
1599 #define ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos) /*!< 0x00000020 */
Dstm32l151xdx.h1615 #define ADC_CSR_OVR1_Pos (5U) macro
1616 #define ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos) /*!< 0x00000020 */
Dstm32l151xe.h1615 #define ADC_CSR_OVR1_Pos (5U) macro
1616 #define ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos) /*!< 0x00000020 */
Dstm32l152xc.h1575 #define ADC_CSR_OVR1_Pos (5U) macro
1576 #define ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos) /*!< 0x00000020 */
Dstm32l152xca.h1615 #define ADC_CSR_OVR1_Pos (5U) macro
1616 #define ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos) /*!< 0x00000020 */
Dstm32l152xdx.h1632 #define ADC_CSR_OVR1_Pos (5U) macro
1633 #define ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos) /*!< 0x00000020 */
Dstm32l152xe.h1632 #define ADC_CSR_OVR1_Pos (5U) macro
1633 #define ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos) /*!< 0x00000020 */
Dstm32l162xc.h1598 #define ADC_CSR_OVR1_Pos (5U) macro
1599 #define ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos) /*!< 0x00000020 */
Dstm32l162xca.h1638 #define ADC_CSR_OVR1_Pos (5U) macro
1639 #define ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos) /*!< 0x00000020 */
Dstm32l162xdx.h1655 #define ADC_CSR_OVR1_Pos (5U) macro
1656 #define ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos) /*!< 0x00000020 */
Dstm32l162xe.h1655 #define ADC_CSR_OVR1_Pos (5U) macro
1656 #define ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos) /*!< 0x00000020 */

123