Home
last modified time | relevance | path

Searched refs:ADC_CR1_DISCEN_Pos (Results 1 – 25 of 79) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f1xx/soc/
Dstm32f101x6.h3125 #define ADC_CR1_DISCEN_Pos (11U) macro
3126 #define ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos) /*!< 0x00000800 */
Dstm32f101xb.h3187 #define ADC_CR1_DISCEN_Pos (11U) macro
3188 #define ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos) /*!< 0x00000800 */
Dstm32f100xb.h3339 #define ADC_CR1_DISCEN_Pos (11U) macro
3340 #define ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos) /*!< 0x00000800 */
Dstm32f102x6.h3174 #define ADC_CR1_DISCEN_Pos (11U) macro
3175 #define ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos) /*!< 0x00000800 */
Dstm32f100xe.h3686 #define ADC_CR1_DISCEN_Pos (11U) macro
3687 #define ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos) /*!< 0x00000800 */
Dstm32f101xg.h3657 #define ADC_CR1_DISCEN_Pos (11U) macro
3658 #define ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos) /*!< 0x00000800 */
Dstm32f101xe.h3582 #define ADC_CR1_DISCEN_Pos (11U) macro
3583 #define ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos) /*!< 0x00000800 */
Dstm32f102xb.h3228 #define ADC_CR1_DISCEN_Pos (11U) macro
3229 #define ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos) /*!< 0x00000800 */
/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h784 #define ADC_CR1_DISCEN_Pos (11U) macro
785 #define ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos) /*!< 0x00000800 */
Dstm32f410rx.h784 #define ADC_CR1_DISCEN_Pos (11U) macro
785 #define ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos) /*!< 0x00000800 */
Dstm32f410tx.h774 #define ADC_CR1_DISCEN_Pos (11U) macro
775 #define ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos) /*!< 0x00000800 */
Dstm32f401xc.h886 #define ADC_CR1_DISCEN_Pos (11U) macro
887 #define ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos) /*!< 0x00000800 */
Dstm32f401xe.h886 #define ADC_CR1_DISCEN_Pos (11U) macro
887 #define ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos) /*!< 0x00000800 */
/hal_stm32-latest/stm32cube/stm32l1xx/soc/
Dstm32l152xb.h815 #define ADC_CR1_DISCEN_Pos (11U) macro
816 #define ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos) /*!< 0x00000800 */
Dstm32l152xba.h800 #define ADC_CR1_DISCEN_Pos (11U) macro
801 #define ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos) /*!< 0x00000800 */
Dstm32l100xba.h797 #define ADC_CR1_DISCEN_Pos (11U) macro
798 #define ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos) /*!< 0x00000800 */
Dstm32l100xb.h797 #define ADC_CR1_DISCEN_Pos (11U) macro
798 #define ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos) /*!< 0x00000800 */
Dstm32l151xb.h798 #define ADC_CR1_DISCEN_Pos (11U) macro
799 #define ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos) /*!< 0x00000800 */
Dstm32l151xba.h798 #define ADC_CR1_DISCEN_Pos (11U) macro
799 #define ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos) /*!< 0x00000800 */
Dstm32l100xc.h839 #define ADC_CR1_DISCEN_Pos (11U) macro
840 #define ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos) /*!< 0x00000800 */
Dstm32l151xc.h876 #define ADC_CR1_DISCEN_Pos (11U) macro
877 #define ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos) /*!< 0x00000800 */
Dstm32l151xca.h880 #define ADC_CR1_DISCEN_Pos (11U) macro
881 #define ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos) /*!< 0x00000800 */
Dstm32l151xdx.h897 #define ADC_CR1_DISCEN_Pos (11U) macro
898 #define ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos) /*!< 0x00000800 */
Dstm32l151xe.h897 #define ADC_CR1_DISCEN_Pos (11U) macro
898 #define ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos) /*!< 0x00000800 */
Dstm32l152xc.h893 #define ADC_CR1_DISCEN_Pos (11U) macro
894 #define ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos) /*!< 0x00000800 */

1234