Home
last modified time | relevance | path

Searched refs:ADC_CFGR1_EXTSEL (Results 1 – 25 of 115) sorted by relevance

12345

/hal_stm32-latest/stm32cube/stm32u5xx/drivers/src/
Dstm32u5xx_ll_adc.c619 ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL | in LL_ADC_DeInit()
747 | ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL | ADC4_CFGR1_ALIGN | ADC_CFGR1_RES in LL_ADC_DeInit()
1003 ADC_CFGR1_EXTSEL in LL_ADC_REG_Init()
1021 ADC_CFGR1_EXTSEL in LL_ADC_REG_Init()
1044 ADC_CFGR1_EXTSEL in LL_ADC_REG_Init()
1062 ADC_CFGR1_EXTSEL in LL_ADC_REG_Init()
Dstm32u5xx_hal_adc.c327 … ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL)) /*!< ADC_CFGR fields of parameters that can be updated
699 … tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) | hadc->Init.ExternalTrigConvEdge); in HAL_ADC_Init()
722 ADC_CFGR1_EXTSEL | in HAL_ADC_Init()
1021 ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL | in HAL_ADC_DeInit()
1122 … ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL | ADC4_CFGR1_ALIGN | ADC_CFGR1_RES | in HAL_ADC_DeInit()
/hal_stm32-latest/stm32cube/stm32f0xx/drivers/include/
Dstm32f0xx_ll_adc.h57 #define ADC_REG_TRIG_SOURCE_MASK (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTSEL) << (4U …
58 … ((ADC_CFGR1_EXTSEL) << (4U * 1U)) | \
59 … ((ADC_CFGR1_EXTSEL) << (4U * 2U)) | \
60 … ((ADC_CFGR1_EXTSEL) << (4U * 3U)) )
1835 MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource); in LL_ADC_REG_SetTriggerSource()
1865 uint32_t TriggerSource = READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTSEL | ADC_CFGR1_EXTEN); in LL_ADC_REG_GetTriggerSource()
1874 & (ADC_REG_TRIG_SOURCE_MASK >> ShiftExten) & ADC_CFGR1_EXTSEL) in LL_ADC_REG_GetTriggerSource()
/hal_stm32-latest/stm32cube/stm32l0xx/drivers/include/
Dstm32l0xx_ll_adc.h57 #define ADC_REG_TRIG_SOURCE_MASK (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTSEL) << (4U …
58 … ((ADC_CFGR1_EXTSEL) << (4U * 1U)) | \
59 … ((ADC_CFGR1_EXTSEL) << (4U * 2U)) | \
60 … ((ADC_CFGR1_EXTSEL) << (4U * 3U)) )
2227 MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource); in LL_ADC_REG_SetTriggerSource()
2260 uint32_t TriggerSource = READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTSEL | ADC_CFGR1_EXTEN); in LL_ADC_REG_GetTriggerSource()
2269 & (ADC_REG_TRIG_SOURCE_MASK >> ShiftExten) & ADC_CFGR1_EXTSEL) in LL_ADC_REG_GetTriggerSource()
/hal_stm32-latest/stm32cube/stm32wlxx/drivers/include/
Dstm32wlxx_ll_adc.h78 #define ADC_REG_TRIG_SOURCE_MASK (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTSEL) << (4U …
79 … ((ADC_CFGR1_EXTSEL) << (4U * 1UL)) | \
80 … ((ADC_CFGR1_EXTSEL) << (4U * 2UL)) | \
81 … ((ADC_CFGR1_EXTSEL) << (4U * 3UL)) )
2341 MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource); in LL_ADC_REG_SetTriggerSource()
2370 __IO uint32_t trigger_source = READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTSEL | ADC_CFGR1_EXTEN); in LL_ADC_REG_GetTriggerSource()
2379 & (ADC_REG_TRIG_SOURCE_MASK >> shift_exten) & ADC_CFGR1_EXTSEL) in LL_ADC_REG_GetTriggerSource()
/hal_stm32-latest/stm32cube/stm32wbaxx/drivers/include/
Dstm32wbaxx_ll_adc.h77 #define ADC_REG_TRIG_SOURCE_MASK (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTSEL) << (4U *…
78 … ((ADC_CFGR1_EXTSEL) << (4U * 1UL)) | \
79 … ((ADC_CFGR1_EXTSEL) << (4U * 2UL)) | \
80 … ((ADC_CFGR1_EXTSEL) << (4U * 3UL)) )
2464 MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource); in LL_ADC_REG_SetTriggerSource()
2492 __IO uint32_t trigger_source = READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTSEL | ADC_CFGR1_EXTEN); in LL_ADC_REG_GetTriggerSource()
2501 & (ADC_REG_TRIG_SOURCE_MASK >> shift_exten) & ADC_CFGR1_EXTSEL) in LL_ADC_REG_GetTriggerSource()
/hal_stm32-latest/stm32cube/stm32u0xx/drivers/include/
Dstm32u0xx_ll_adc.h77 #define ADC_REG_TRIG_SOURCE_MASK (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTSEL) << (4U *…
78 … ((ADC_CFGR1_EXTSEL) << (4U * 1UL)) | \
79 … ((ADC_CFGR1_EXTSEL) << (4U * 2UL)) | \
80 … ((ADC_CFGR1_EXTSEL) << (4U * 3UL)) )
2610 MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource); in LL_ADC_REG_SetTriggerSource()
2640 __IO uint32_t trigger_source = READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTSEL | ADC_CFGR1_EXTEN); in LL_ADC_REG_GetTriggerSource()
2649 & (ADC_REG_TRIG_SOURCE_MASK >> shift_exten) & ADC_CFGR1_EXTSEL) in LL_ADC_REG_GetTriggerSource()
/hal_stm32-latest/stm32cube/stm32c0xx/drivers/include/
Dstm32c0xx_ll_adc.h77 #define ADC_REG_TRIG_SOURCE_MASK (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTSEL) << (4U *…
78 … ((ADC_CFGR1_EXTSEL) << (4U * 1UL)) | \
79 … ((ADC_CFGR1_EXTSEL) << (4U * 2UL)) | \
80 … ((ADC_CFGR1_EXTSEL) << (4U * 3UL)) )
2618 MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource); in LL_ADC_REG_SetTriggerSource()
2647 __IO uint32_t TriggerSource = READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTSEL | ADC_CFGR1_EXTEN); in LL_ADC_REG_GetTriggerSource()
2656 & (ADC_REG_TRIG_SOURCE_MASK >> ShiftExten) & ADC_CFGR1_EXTSEL) in LL_ADC_REG_GetTriggerSource()
/hal_stm32-latest/stm32cube/stm32g0xx/drivers/include/
Dstm32g0xx_ll_adc.h78 #define ADC_REG_TRIG_SOURCE_MASK (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTSEL) << (4U *…
79 … ((ADC_CFGR1_EXTSEL) << (4U * 1UL)) | \
80 … ((ADC_CFGR1_EXTSEL) << (4U * 2UL)) | \
81 … ((ADC_CFGR1_EXTSEL) << (4U * 3UL)) )
2659 MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource); in LL_ADC_REG_SetTriggerSource()
2691 __IO uint32_t trigger_source = READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTSEL | ADC_CFGR1_EXTEN); in LL_ADC_REG_GetTriggerSource()
2700 & (ADC_REG_TRIG_SOURCE_MASK >> shift_exten) & ADC_CFGR1_EXTSEL) in LL_ADC_REG_GetTriggerSource()
/hal_stm32-latest/stm32cube/stm32wbaxx/drivers/src/
Dstm32wbaxx_ll_adc.c379 | ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL | ADC_CFGR1_ALIGN | ADC_CFGR1_RES in LL_ADC_DeInit()
608 ADC_CFGR1_EXTSEL in LL_ADC_REG_Init()
629 ADC_CFGR1_EXTSEL in LL_ADC_REG_Init()
Dstm32wbaxx_hal_adc.c625 tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) | in HAL_ADC_Init()
636 ADC_CFGR1_EXTSEL | in HAL_ADC_Init()
822 … ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL | ADC_CFGR1_ALIGN | ADC_CFGR1_RES | in HAL_ADC_DeInit()
/hal_stm32-latest/stm32cube/stm32u0xx/drivers/src/
Dstm32u0xx_ll_adc.c396 | ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL | ADC_CFGR1_ALIGN | ADC_CFGR1_RES in LL_ADC_DeInit()
660 ADC_CFGR1_EXTSEL in LL_ADC_REG_Init()
681 ADC_CFGR1_EXTSEL in LL_ADC_REG_Init()
Dstm32u0xx_hal_adc.c586 tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) | in HAL_ADC_Init()
599 ADC_CFGR1_EXTSEL | in HAL_ADC_Init()
800 … ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL | ADC_CFGR1_ALIGN | ADC_CFGR1_RES | in HAL_ADC_DeInit()
/hal_stm32-latest/stm32cube/stm32wlxx/drivers/src/
Dstm32wlxx_ll_adc.c406 | ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL | ADC_CFGR1_ALIGN | ADC_CFGR1_RES in LL_ADC_DeInit()
671 ADC_CFGR1_EXTSEL in LL_ADC_REG_Init()
692 ADC_CFGR1_EXTSEL in LL_ADC_REG_Init()
Dstm32wlxx_hal_adc.c582 tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) | in HAL_ADC_Init()
594 ADC_CFGR1_EXTSEL | in HAL_ADC_Init()
790 … ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL | ADC_CFGR1_ALIGN | ADC_CFGR1_RES | in HAL_ADC_DeInit()
/hal_stm32-latest/stm32cube/stm32c0xx/drivers/src/
Dstm32c0xx_ll_adc.c415 | ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL | ADC_CFGR1_ALIGN | ADC_CFGR1_RES in LL_ADC_DeInit()
677 ADC_CFGR1_EXTSEL in LL_ADC_REG_Init()
698 ADC_CFGR1_EXTSEL in LL_ADC_REG_Init()
Dstm32c0xx_hal_adc.c588 tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) | in HAL_ADC_Init()
601 ADC_CFGR1_EXTSEL | in HAL_ADC_Init()
806 … ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL | ADC_CFGR1_ALIGN | ADC_CFGR1_RES | in HAL_ADC_DeInit()
/hal_stm32-latest/stm32cube/stm32g0xx/drivers/src/
Dstm32g0xx_ll_adc.c425 | ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL | ADC_CFGR1_ALIGN | ADC_CFGR1_RES in LL_ADC_DeInit()
689 ADC_CFGR1_EXTSEL in LL_ADC_REG_Init()
710 ADC_CFGR1_EXTSEL in LL_ADC_REG_Init()
Dstm32g0xx_hal_adc.c582 tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) | in HAL_ADC_Init()
595 ADC_CFGR1_EXTSEL | in HAL_ADC_Init()
796 … ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL | ADC_CFGR1_ALIGN | ADC_CFGR1_RES | in HAL_ADC_DeInit()
/hal_stm32-latest/stm32cube/stm32n6xx/drivers/src/
Dstm32n6xx_ll_adc.c571 ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL | in LL_ADC_DeInit()
856 ADC_CFGR1_EXTSEL in LL_ADC_REG_Init()
874 ADC_CFGR1_EXTSEL in LL_ADC_REG_Init()
/hal_stm32-latest/stm32cube/stm32wbxx/drivers/src/
Dstm32wbxx_ll_adc.c631 | ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL | ADC_CFGR1_ALIGN | ADC_CFGR1_RES in LL_ADC_DeInit()
1006 ADC_CFGR1_EXTSEL in LL_ADC_REG_Init()
1027 ADC_CFGR1_EXTSEL in LL_ADC_REG_Init()
/hal_stm32-latest/stm32cube/stm32f0xx/drivers/src/
Dstm32f0xx_ll_adc.c285 | ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL | ADC_CFGR1_ALIGN | ADC_CFGR1_RES in LL_ADC_DeInit()
495 ADC_CFGR1_EXTSEL in LL_ADC_REG_Init()
/hal_stm32-latest/stm32cube/stm32n6xx/drivers/include/
Dstm32n6xx_ll_adc.h120 #define ADC_REG_TRIG_SOURCE_MASK (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTSEL) << (4U …
121 … ((ADC_CFGR1_EXTSEL) << (4U * 1UL)) | \
122 … ((ADC_CFGR1_EXTSEL) << (4U * 2UL)) | \
123 … ((ADC_CFGR1_EXTSEL) << (4U * 3UL)) )
3729 MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource); in LL_ADC_REG_SetTriggerSource()
3777 __IO uint32_t trigger_source = READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTSEL | ADC_CFGR1_EXTEN); in LL_ADC_REG_GetTriggerSource()
3786 & (ADC_REG_TRIG_SOURCE_MASK >> shift_exten) & ADC_CFGR1_EXTSEL) in LL_ADC_REG_GetTriggerSource()
/hal_stm32-latest/stm32cube/stm32l0xx/drivers/src/
Dstm32l0xx_ll_adc.c389 | ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL | ADC_CFGR1_ALIGN | ADC_CFGR1_RES in LL_ADC_DeInit()
606 ADC_CFGR1_EXTSEL in LL_ADC_REG_Init()
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_ll_adc.h178 #define ADC_REG_TRIG_SOURCE_MASK (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTSEL) << (4U …
179 … ((ADC_CFGR1_EXTSEL) << (4U * 1UL)) | \
180 … ((ADC_CFGR1_EXTSEL) << (4U * 2UL)) | \
181 … ((ADC_CFGR1_EXTSEL) << (4U * 3UL)) )
4085 MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource); in LL_ADC_REG_SetTriggerSource()
4134 __IO uint32_t trigger_source = READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTSEL | ADC_CFGR1_EXTEN); in LL_ADC_REG_GetTriggerSource()
4143 & (ADC_REG_TRIG_SOURCE_MASK >> shift_exten) & ADC_CFGR1_EXTSEL) in LL_ADC_REG_GetTriggerSource()

12345