Home
last modified time | relevance | path

Searched refs:ADC_CFGR1_DISCEN (Results 1 – 25 of 113) sorted by relevance

12345

/hal_stm32-latest/stm32cube/stm32u5xx/drivers/src/
Dstm32u5xx_ll_adc.c617 ADC_CFGR1_DISCNUM | ADC_CFGR1_DISCEN | ADC_CFGR1_AUTDLY | in LL_ADC_DeInit()
745 (ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN in LL_ADC_DeInit()
1005 | ADC_CFGR1_DISCEN in LL_ADC_REG_Init()
1023 | ADC_CFGR1_DISCEN in LL_ADC_REG_Init()
1046 | ADC_CFGR1_DISCEN in LL_ADC_REG_Init()
1064 | ADC_CFGR1_DISCEN in LL_ADC_REG_Init()
Dstm32u5xx_hal_adc.c326 ADC_CFGR1_DISCEN | ADC_CFGR1_DISCNUM |\
673 tmpCFGR1 |= ADC_CFGR1_DISCEN; in HAL_ADC_Init()
717 ADC_CFGR1_DISCEN | in HAL_ADC_Init()
1019 ADC_CFGR1_DISCNUM | ADC_CFGR1_DISCEN | ADC_CFGR1_AUTDLY | in HAL_ADC_DeInit()
1120 …nstance->CFGR1 &= ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN | in HAL_ADC_DeInit()
/hal_stm32-latest/stm32cube/stm32n6xx/drivers/include/
Dstm32n6xx_ll_adc.h1251 #define LL_ADC_REG_SEQ_DISCONT_1RANK (ADC_CFGR1_DISCEN) /*!< ADC group…
1253 #define LL_ADC_REG_SEQ_DISCONT_2RANKS (ADC_CFGR1_DISCNUM_0 | ADC_CFGR1_DISCEN) /*!< ADC group…
1255 #define LL_ADC_REG_SEQ_DISCONT_3RANKS (ADC_CFGR1_DISCNUM_1 | ADC_CFGR1_DISCEN) /*!< ADC group…
1258 … | ADC_CFGR1_DISCEN) /*!< ADC group regular sequencer
1260 #define LL_ADC_REG_SEQ_DISCONT_5RANKS (ADC_CFGR1_DISCNUM_2 | ADC_CFGR1_DISCEN) /*!< ADC grou…
1263 … | ADC_CFGR1_DISCEN) /*!< ADC group regular sequencer
1266 … | ADC_CFGR1_DISCEN) /*!< ADC group regular sequencer
1269 … | ADC_CFGR1_DISCNUM_0 | ADC_CFGR1_DISCEN) /*!< ADC group regular sequencer
4064 MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DISCEN | ADC_CFGR1_DISCNUM, SeqDiscont); in LL_ADC_REG_SetSequencerDiscont()
4087 return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DISCEN | ADC_CFGR1_DISCNUM)); in LL_ADC_REG_GetSequencerDiscont()
/hal_stm32-latest/stm32cube/stm32wbaxx/drivers/src/
Dstm32wbaxx_ll_adc.c377 (ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN in LL_ADC_DeInit()
610 | ADC_CFGR1_DISCEN in LL_ADC_REG_Init()
631 | ADC_CFGR1_DISCEN in LL_ADC_REG_Init()
Dstm32wbaxx_hal_adc.c602 tmp_cfgr1 |= ADC_CFGR1_DISCEN; in HAL_ADC_Init()
631 ADC_CFGR1_DISCEN | in HAL_ADC_Init()
820 …nstance->CFGR1 &= ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN | in HAL_ADC_DeInit()
/hal_stm32-latest/stm32cube/stm32u0xx/drivers/src/
Dstm32u0xx_ll_adc.c394 (ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN in LL_ADC_DeInit()
662 | ADC_CFGR1_DISCEN in LL_ADC_REG_Init()
683 | ADC_CFGR1_DISCEN in LL_ADC_REG_Init()
Dstm32u0xx_hal_adc.c563 tmp_cfgr1 |= ADC_CFGR1_DISCEN; in HAL_ADC_Init()
593 ADC_CFGR1_DISCEN | in HAL_ADC_Init()
797 …nstance->CFGR1 &= ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN | in HAL_ADC_DeInit()
/hal_stm32-latest/stm32cube/stm32wlxx/drivers/src/
Dstm32wlxx_ll_adc.c404 (ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN in LL_ADC_DeInit()
673 | ADC_CFGR1_DISCEN in LL_ADC_REG_Init()
694 | ADC_CFGR1_DISCEN in LL_ADC_REG_Init()
Dstm32wlxx_hal_adc.c559 tmpCFGR1 |= ADC_CFGR1_DISCEN; in HAL_ADC_Init()
589 ADC_CFGR1_DISCEN | in HAL_ADC_Init()
788 …nstance->CFGR1 &= ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN | in HAL_ADC_DeInit()
/hal_stm32-latest/stm32cube/stm32c0xx/drivers/src/
Dstm32c0xx_ll_adc.c413 (ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN in LL_ADC_DeInit()
679 | ADC_CFGR1_DISCEN in LL_ADC_REG_Init()
700 | ADC_CFGR1_DISCEN in LL_ADC_REG_Init()
Dstm32c0xx_hal_adc.c565 tmpCFGR1 |= ADC_CFGR1_DISCEN; in HAL_ADC_Init()
595 ADC_CFGR1_DISCEN | in HAL_ADC_Init()
803 …>Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN | in HAL_ADC_DeInit()
/hal_stm32-latest/stm32cube/stm32g0xx/drivers/src/
Dstm32g0xx_ll_adc.c423 (ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN in LL_ADC_DeInit()
691 | ADC_CFGR1_DISCEN in LL_ADC_REG_Init()
712 | ADC_CFGR1_DISCEN in LL_ADC_REG_Init()
Dstm32g0xx_hal_adc.c559 tmp_cfgr1 |= ADC_CFGR1_DISCEN; in HAL_ADC_Init()
589 ADC_CFGR1_DISCEN | in HAL_ADC_Init()
793 …nstance->CFGR1 &= ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN | in HAL_ADC_DeInit()
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_ll_adc.h1369 #define LL_ADC_REG_SEQ_DISCONT_1RANK (ADC_CFGR1_DISCEN) …
1370 #define LL_ADC_REG_SEQ_DISCONT_2RANKS (ADC_CFGR1_DISCNUM_0 | ADC_CFGR1_DISCEN) …
1371 #define LL_ADC_REG_SEQ_DISCONT_3RANKS (ADC_CFGR1_DISCNUM_1 | ADC_CFGR1_DISCEN) …
1372 …EQ_DISCONT_4RANKS (ADC_CFGR1_DISCNUM_1 | ADC_CFGR1_DISCNUM_0 | ADC_CFGR1_DISCEN) …
1373 #define LL_ADC_REG_SEQ_DISCONT_5RANKS (ADC_CFGR1_DISCNUM_2 | ADC_CFGR1_DISCEN) …
1374 …EQ_DISCONT_6RANKS (ADC_CFGR1_DISCNUM_2 | ADC_CFGR1_DISCNUM_0 | ADC_CFGR1_DISCEN) …
1375 …EQ_DISCONT_7RANKS (ADC_CFGR1_DISCNUM_2 | ADC_CFGR1_DISCNUM_1 | ADC_CFGR1_DISCEN) …
1377 …| ADC_CFGR1_DISCEN) /*!< ADC group regular…
4589 MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DISCEN | ADC_CFGR1_DISCNUM, SeqDiscont); in LL_ADC_REG_SetSequencerDiscont()
4612 return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DISCEN | ADC_CFGR1_DISCNUM)); in LL_ADC_REG_GetSequencerDiscont()
/hal_stm32-latest/stm32cube/stm32n6xx/drivers/src/
Dstm32n6xx_ll_adc.c569 ADC_CFGR1_DISCNUM | ADC_CFGR1_DISCEN | ADC_CFGR1_AUTDLY | in LL_ADC_DeInit()
858 | ADC_CFGR1_DISCEN in LL_ADC_REG_Init()
876 | ADC_CFGR1_DISCEN in LL_ADC_REG_Init()
/hal_stm32-latest/stm32cube/stm32wbxx/drivers/src/
Dstm32wbxx_ll_adc.c629 ( ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN in LL_ADC_DeInit()
1008 | ADC_CFGR1_DISCEN in LL_ADC_REG_Init()
1029 | ADC_CFGR1_DISCEN in LL_ADC_REG_Init()
/hal_stm32-latest/stm32cube/stm32f0xx/drivers/src/
Dstm32f0xx_ll_adc.c283 ( ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_DISCEN in LL_ADC_DeInit()
497 | ADC_CFGR1_DISCEN in LL_ADC_REG_Init()
Dstm32f0xx_hal_adc.c513 hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN | in HAL_ADC_Init()
538 tmpCFGR1 |= ADC_CFGR1_DISCEN; in HAL_ADC_Init()
694 …->Instance->CFGR1 &= ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_DISCEN | in HAL_ADC_DeInit()
/hal_stm32-latest/stm32cube/stm32l0xx/drivers/src/
Dstm32l0xx_ll_adc.c387 (ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_DISCEN in LL_ADC_DeInit()
608 | ADC_CFGR1_DISCEN in LL_ADC_REG_Init()
Dstm32l0xx_hal_adc.c534 ADC_CFGR1_DISCEN); in HAL_ADC_Init()
561 hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN); in HAL_ADC_Init()
700 ADC_CFGR1_DISCEN | ADC_CFGR1_AUTOFF | ADC_CFGR1_AUTDLY | \ in HAL_ADC_DeInit()
/hal_stm32-latest/stm32cube/stm32f0xx/drivers/include/
Dstm32f0xx_ll_adc.h522 #define LL_ADC_REG_SEQ_DISCONT_1RANK (ADC_CFGR1_DISCEN) …
1985 MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DISCEN, SeqDiscont); in LL_ADC_REG_SetSequencerDiscont()
2000 return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DISCEN)); in LL_ADC_REG_GetSequencerDiscont()
/hal_stm32-latest/stm32cube/stm32l0xx/drivers/include/
Dstm32l0xx_ll_adc.h620 #define LL_ADC_REG_SEQ_DISCONT_1RANK (ADC_CFGR1_DISCEN) …
2380 MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DISCEN, SeqDiscont); in LL_ADC_REG_SetSequencerDiscont()
2395 return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DISCEN)); in LL_ADC_REG_GetSequencerDiscont()
/hal_stm32-latest/stm32cube/stm32wlxx/drivers/include/
Dstm32wlxx_ll_adc.h735 #define LL_ADC_REG_SEQ_DISCONT_1RANK (ADC_CFGR1_DISCEN) …
2713 MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DISCEN, SeqDiscont); in LL_ADC_REG_SetSequencerDiscont()
2728 return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DISCEN)); in LL_ADC_REG_GetSequencerDiscont()
/hal_stm32-latest/stm32cube/stm32wbaxx/drivers/include/
Dstm32wbaxx_ll_adc.h857 #define LL_ADC_REG_SEQ_DISCONT_1RANK (ADC_CFGR1_DISCEN) /*!< ADC group r…
2816 MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DISCEN, SeqDiscont); in LL_ADC_REG_SetSequencerDiscont()
2831 return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DISCEN)); in LL_ADC_REG_GetSequencerDiscont()
/hal_stm32-latest/stm32cube/stm32u0xx/drivers/include/
Dstm32u0xx_ll_adc.h896 #define LL_ADC_REG_SEQ_DISCONT_1RANK (ADC_CFGR1_DISCEN) /*!< ADC group r…
2983 MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DISCEN, SeqDiscont); in LL_ADC_REG_SetSequencerDiscont()
2998 return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DISCEN)); in LL_ADC_REG_GetSequencerDiscont()

12345