/hal_stm32-3.7.0/stm32cube/stm32f1xx/drivers/include/ |
D | stm32f1xx_hal_rcc_ex.h | 857 SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\ 859 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\ 904 #define __HAL_RCC_TIM6_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM6EN)) 915 SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\ 917 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\ 945 #define __HAL_RCC_TIM6_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM6EN)) 1098 #define __HAL_RCC_TIM6_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) != RESET) 1099 #define __HAL_RCC_TIM6_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) == RESET) 1112 #define __HAL_RCC_TIM6_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) != RESET) 1113 #define __HAL_RCC_TIM6_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) == RESET)
|
D | stm32f1xx_ll_bus.h | 147 #define LL_APB1_GRP1_PERIPH_TIM6 RCC_APB1ENR_TIM6EN
|
/hal_stm32-3.7.0/stm32cube/stm32f4xx/drivers/include/ |
D | stm32f4xx_hal_rcc_ex.h | 1316 SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\ 1318 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\ 1452 #define __HAL_RCC_TIM6_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM6EN)) 1481 #define __HAL_RCC_TIM6_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) != RESET) 1500 #define __HAL_RCC_TIM6_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) == RESET) 2352 SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\ 2354 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\ 2467 #define __HAL_RCC_TIM6_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM6EN)) 2494 #define __HAL_RCC_TIM6_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) != RESET) 2511 #define __HAL_RCC_TIM6_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) == RESET) [all …]
|
D | stm32f4xx_ll_bus.h | 196 #define LL_APB1_GRP1_PERIPH_TIM6 RCC_APB1ENR_TIM6EN
|
/hal_stm32-3.7.0/stm32cube/stm32l0xx/drivers/include/ |
D | stm32l0xx_hal_rcc_ex.h | 702 #define __HAL_RCC_TIM6_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_TIM6EN)) 712 #define __HAL_RCC_TIM6_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_TIM6EN)) 722 #define __HAL_RCC_TIM6_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN) != 0U) 731 #define __HAL_RCC_TIM6_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN) == 0U) 778 #define __HAL_RCC_TIM6_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_TIM6EN)) 793 #define __HAL_RCC_TIM6_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_TIM6EN)) 808 #define __HAL_RCC_TIM6_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN) != 0U) 822 #define __HAL_RCC_TIM6_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN) == 0U)
|
D | stm32l0xx_ll_bus.h | 100 #define LL_APB1_GRP1_PERIPH_TIM6 RCC_APB1ENR_TIM6EN /*!< TIM6 clock enable */
|
/hal_stm32-3.7.0/stm32cube/stm32f3xx/drivers/include/ |
D | stm32f3xx_hal_rcc.h | 781 SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\ 783 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\ 830 #define __HAL_RCC_TIM6_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM6EN)) 933 #define __HAL_RCC_TIM6_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) != RESET) 942 #define __HAL_RCC_TIM6_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) == RESET)
|
D | stm32f3xx_ll_bus.h | 125 #define LL_APB1_GRP1_PERIPH_TIM6 RCC_APB1ENR_TIM6EN
|
/hal_stm32-3.7.0/stm32cube/stm32f0xx/drivers/include/ |
D | stm32f0xx_hal_rcc_ex.h | 1075 SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\ 1077 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\ 1088 #define __HAL_RCC_TIM6_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM6EN)) 1587 #define __HAL_RCC_TIM6_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) != RESET) 1589 #define __HAL_RCC_TIM6_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) == RESET)
|
D | stm32f0xx_ll_bus.h | 106 #define LL_APB1_GRP1_PERIPH_TIM6 RCC_APB1ENR_TIM6EN
|
/hal_stm32-3.7.0/stm32cube/stm32l1xx/drivers/include/ |
D | stm32l1xx_hal_rcc.h | 742 SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\ 744 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\ 829 #define __HAL_RCC_TIM6_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM6EN)) 1144 #define __HAL_RCC_TIM6_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) != 0U) 1159 #define __HAL_RCC_TIM6_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) == 0U)
|
D | stm32l1xx_ll_bus.h | 114 #define LL_APB1_GRP1_PERIPH_TIM6 RCC_APB1ENR_TIM6EN
|
/hal_stm32-3.7.0/stm32cube/stm32f2xx/drivers/include/ |
D | stm32f2xx_hal_rcc.h | 684 SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\ 686 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\ 820 #define __HAL_RCC_TIM6_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM6EN)) 854 #define __HAL_RCC_TIM6_IS_CLK_ENABLED() ((RCC->APB1ENR &(RCC_APB1ENR_TIM6EN))!= RESET) 878 #define __HAL_RCC_TIM6_IS_CLK_DISABLED() ((RCC->APB1ENR &(RCC_APB1ENR_TIM6EN))== RESET)
|
D | stm32f2xx_ll_bus.h | 134 #define LL_APB1_GRP1_PERIPH_TIM6 RCC_APB1ENR_TIM6EN
|
/hal_stm32-3.7.0/stm32cube/stm32f7xx/drivers/include/ |
D | stm32f7xx_hal_rcc_ex.h | 951 SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\ 953 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\ 1164 #define __HAL_RCC_TIM6_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM6EN)) 1587 #define __HAL_RCC_TIM6_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) != RESET) 1614 #define __HAL_RCC_TIM6_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) == RESET)
|
D | stm32f7xx_ll_bus.h | 152 #define LL_APB1_GRP1_PERIPH_TIM6 RCC_APB1ENR_TIM6EN
|
/hal_stm32-3.7.0/stm32cube/stm32f0xx/soc/ |
D | stm32f030x8.h | 3148 #define RCC_APB1ENR_TIM6EN RCC_APB1ENR_TIM6EN_Msk /*!< Timer 6 clock e… macro
|
D | stm32f070xb.h | 3297 #define RCC_APB1ENR_TIM6EN RCC_APB1ENR_TIM6EN_Msk /*!< Timer 6 clock e… macro
|
D | stm32f030xc.h | 3438 #define RCC_APB1ENR_TIM6EN RCC_APB1ENR_TIM6EN_Msk /*!< Timer 6 clock e… macro
|
D | stm32f058xx.h | 3683 #define RCC_APB1ENR_TIM6EN RCC_APB1ENR_TIM6EN_Msk /*!< Timer 6 clock e… macro
|
/hal_stm32-3.7.0/stm32cube/stm32f1xx/soc/ |
D | stm32f100xb.h | 1321 #define RCC_APB1ENR_TIM6EN RCC_APB1ENR_TIM6EN_Msk /*!< Timer 6 clock e… macro
|
D | stm32f101xe.h | 1601 #define RCC_APB1ENR_TIM6EN RCC_APB1ENR_TIM6EN_Msk /*!< Timer 6 clock e… macro
|
D | stm32f101xg.h | 1653 #define RCC_APB1ENR_TIM6EN RCC_APB1ENR_TIM6EN_Msk /*!< Timer 6 clock e… macro
|
/hal_stm32-3.7.0/stm32cube/stm32l0xx/soc/ |
D | stm32l051xx.h | 3760 #define RCC_APB1ENR_TIM6EN RCC_APB1ENR_TIM6EN_Msk /*!< Timer 6 clock e… macro
|
D | stm32l081xx.h | 3972 #define RCC_APB1ENR_TIM6EN RCC_APB1ENR_TIM6EN_Msk /*!< Timer 6 clock e… macro
|