Searched refs:DMA_IFCR_CTCIF3_Pos (Results 1 – 25 of 149) sorted by relevance
123456
2944 #define DMA_IFCR_CTCIF3_Pos (9U) macro2945 #define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */
3006 #define DMA_IFCR_CTCIF3_Pos (9U) macro3007 #define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */
2993 #define DMA_IFCR_CTCIF3_Pos (9U) macro2994 #define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */
3158 #define DMA_IFCR_CTCIF3_Pos (9U) macro3159 #define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */
3401 #define DMA_IFCR_CTCIF3_Pos (9U) macro3402 #define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */
3477 #define DMA_IFCR_CTCIF3_Pos (9U) macro3478 #define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */
1071 #define DMA_IFCR_CTCIF3_Pos (9U) macro1072 #define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */
1049 #define DMA_IFCR_CTCIF3_Pos (9U) macro1050 #define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */
1094 #define DMA_IFCR_CTCIF3_Pos (9U) macro1095 #define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */
1064 #define DMA_IFCR_CTCIF3_Pos (9U) macro1065 #define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */
1126 #define DMA_IFCR_CTCIF3_Pos (9U) macro1127 #define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */
1090 #define DMA_IFCR_CTCIF3_Pos (9U) macro1091 #define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */
1065 #define DMA_IFCR_CTCIF3_Pos (9U) macro1066 #define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */
1505 #define DMA_IFCR_CTCIF3_Pos (9U) macro1506 #define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */
1506 #define DMA_IFCR_CTCIF3_Pos (9U) macro1507 #define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */
1295 #define DMA_IFCR_CTCIF3_Pos (9U) macro1296 #define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */
1203 #define DMA_IFCR_CTCIF3_Pos (9U) macro1204 #define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */
1331 #define DMA_IFCR_CTCIF3_Pos (9U) macro1332 #define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */
1244 #define DMA_IFCR_CTCIF3_Pos (9U) macro1245 #define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */
1086 #define DMA_IFCR_CTCIF3_Pos (9U) macro1087 #define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */
1092 #define DMA_IFCR_CTCIF3_Pos (9U) macro1093 #define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */
1102 #define DMA_IFCR_CTCIF3_Pos (9U) macro1103 #define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */
1167 #define DMA_IFCR_CTCIF3_Pos (9U) macro1168 #define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */
1403 #define DMA_IFCR_CTCIF3_Pos (9U) macro1404 #define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */
