Home
last modified time | relevance | path

Searched refs:PWR_CR_PVDE (Results 1 – 25 of 105) sorted by relevance

12345

/hal_stm32-3.6.0/stm32cube/stm32f1xx/drivers/include/
Dstm32f1xx_ll_pwr.h287 SET_BIT(PWR->CR, PWR_CR_PVDE); in LL_PWR_EnablePVD()
297 CLEAR_BIT(PWR->CR, PWR_CR_PVDE); in LL_PWR_DisablePVD()
307 return (READ_BIT(PWR->CR, PWR_CR_PVDE) == (PWR_CR_PVDE)); in LL_PWR_IsEnabledPVD()
/hal_stm32-3.6.0/stm32cube/stm32f2xx/drivers/include/
Dstm32f2xx_ll_pwr.h349 SET_BIT(PWR->CR, PWR_CR_PVDE); in LL_PWR_EnablePVD()
359 CLEAR_BIT(PWR->CR, PWR_CR_PVDE); in LL_PWR_DisablePVD()
369 return (READ_BIT(PWR->CR, PWR_CR_PVDE) == (PWR_CR_PVDE)); in LL_PWR_IsEnabledPVD()
Dstm32f2xx_hal_pwr.h360 #define PVDE_BIT_NUMBER POSITION_VAL(PWR_CR_PVDE)
/hal_stm32-3.6.0/stm32cube/stm32f0xx/drivers/include/
Dstm32f0xx_ll_pwr.h337 SET_BIT(PWR->CR, PWR_CR_PVDE); in LL_PWR_EnablePVD()
347 CLEAR_BIT(PWR->CR, PWR_CR_PVDE); in LL_PWR_DisablePVD()
357 return (READ_BIT(PWR->CR, PWR_CR_PVDE) == (PWR_CR_PVDE)); in LL_PWR_IsEnabledPVD()
/hal_stm32-3.6.0/stm32cube/stm32f3xx/drivers/include/
Dstm32f3xx_ll_pwr.h369 SET_BIT(PWR->CR, PWR_CR_PVDE); in LL_PWR_EnablePVD()
379 CLEAR_BIT(PWR->CR, PWR_CR_PVDE); in LL_PWR_DisablePVD()
389 return (READ_BIT(PWR->CR, PWR_CR_PVDE) == (PWR_CR_PVDE)); in LL_PWR_IsEnabledPVD()
/hal_stm32-3.6.0/stm32cube/stm32l1xx/drivers/include/
Dstm32l1xx_ll_pwr.h445 SET_BIT(PWR->CR, PWR_CR_PVDE); in LL_PWR_EnablePVD()
455 CLEAR_BIT(PWR->CR, PWR_CR_PVDE); in LL_PWR_DisablePVD()
465 return ((READ_BIT(PWR->CR, PWR_CR_PVDE) == PWR_CR_PVDE) ? 1UL : 0UL); in LL_PWR_IsEnabledPVD()
Dstm32l1xx_hal_pwr.h109 #define PVDE_BIT_NUMBER POSITION_VAL(PWR_CR_PVDE)
/hal_stm32-3.6.0/stm32cube/stm32l0xx/drivers/include/
Dstm32l0xx_ll_pwr.h448 SET_BIT(PWR->CR, PWR_CR_PVDE); in LL_PWR_EnablePVD()
458 CLEAR_BIT(PWR->CR, PWR_CR_PVDE); in LL_PWR_DisablePVD()
468 return (READ_BIT(PWR->CR, PWR_CR_PVDE) == (PWR_CR_PVDE)); in LL_PWR_IsEnabledPVD()
/hal_stm32-3.6.0/stm32cube/stm32f4xx/drivers/include/
Dstm32f4xx_ll_pwr.h750 SET_BIT(PWR->CR, PWR_CR_PVDE); in LL_PWR_EnablePVD()
760 CLEAR_BIT(PWR->CR, PWR_CR_PVDE); in LL_PWR_DisablePVD()
770 return (READ_BIT(PWR->CR, PWR_CR_PVDE) == (PWR_CR_PVDE)); in LL_PWR_IsEnabledPVD()
/hal_stm32-3.6.0/stm32cube/stm32f0xx/drivers/src/
Dstm32f0xx_hal_pwr_ex.c151 PWR->CR |= (uint32_t)PWR_CR_PVDE; in HAL_PWR_EnablePVD()
160 PWR->CR &= ~((uint32_t)PWR_CR_PVDE); in HAL_PWR_DisablePVD()
/hal_stm32-3.6.0/stm32cube/stm32f3xx/drivers/src/
Dstm32f3xx_hal_pwr_ex.c172 SET_BIT(PWR->CR, PWR_CR_PVDE); in HAL_PWR_EnablePVD()
181 CLEAR_BIT(PWR->CR, PWR_CR_PVDE); in HAL_PWR_DisablePVD()
/hal_stm32-3.6.0/stm32cube/stm32l0xx/drivers/src/
Dstm32l0xx_hal_pwr.c401 SET_BIT(PWR->CR, PWR_CR_PVDE); in HAL_PWR_EnablePVD()
411 CLEAR_BIT(PWR->CR, PWR_CR_PVDE); in HAL_PWR_DisablePVD()
/hal_stm32-3.6.0/stm32cube/stm32f1xx/soc/
Dstm32f101x6.h626 #define PWR_CR_PVDE PWR_CR_PVDE_Msk /*!< Power Voltage D… macro
Dstm32f101xb.h641 #define PWR_CR_PVDE PWR_CR_PVDE_Msk /*!< Power Voltage D… macro
Dstm32f100xb.h701 #define PWR_CR_PVDE PWR_CR_PVDE_Msk /*!< Power Voltage D… macro
Dstm32f102x6.h666 #define PWR_CR_PVDE PWR_CR_PVDE_Msk /*!< Power Voltage D… macro
/hal_stm32-3.6.0/stm32cube/stm32l0xx/soc/
Dstm32l051xx.h3160 #define PWR_CR_PVDE PWR_CR_PVDE_Msk /*!< Power Voltage D… macro
Dstm32l011xx.h3016 #define PWR_CR_PVDE PWR_CR_PVDE_Msk /*!< Power Voltage D… macro
Dstm32l021xx.h3144 #define PWR_CR_PVDE PWR_CR_PVDE_Msk /*!< Power Voltage D… macro
Dstm32l031xx.h3082 #define PWR_CR_PVDE PWR_CR_PVDE_Msk /*!< Power Voltage D… macro
Dstm32l041xx.h3210 #define PWR_CR_PVDE PWR_CR_PVDE_Msk /*!< Power Voltage D… macro
Dstm32l071xx.h3206 #define PWR_CR_PVDE PWR_CR_PVDE_Msk /*!< Power Voltage D… macro
Dstm32l081xx.h3334 #define PWR_CR_PVDE PWR_CR_PVDE_Msk /*!< Power Voltage D… macro
/hal_stm32-3.6.0/stm32cube/stm32f0xx/soc/
Dstm32f031x6.h2808 #define PWR_CR_PVDE PWR_CR_PVDE_Msk /*!< Power Voltage D… macro
Dstm32f051x8.h3257 #define PWR_CR_PVDE PWR_CR_PVDE_Msk /*!< Power Voltage D… macro

12345