Home
last modified time | relevance | path

Searched refs:TCLRSetupTime (Results 1 – 24 of 24) sorted by relevance

/hal_stm32-3.4.0/stm32cube/stm32f3xx/drivers/src/
Dstm32f3xx_ll_fmc.c528 assert_param(IS_FMC_TCLR_TIME(Init->TCLRSetupTime)); in FMC_NAND_Init()
540 ((Init->TCLRSetupTime) << FMC_PCRx_TCLR_Pos) | in FMC_NAND_Init()
551 ((Init->TCLRSetupTime) << FMC_PCRx_TCLR_Pos) | in FMC_NAND_Init()
853 assert_param(IS_FMC_TCLR_TIME(Init->TCLRSetupTime)); in FMC_PCCARD_Init()
867 (Init->TCLRSetupTime << FMC_PCR4_TCLR_Pos) | in FMC_PCCARD_Init()
/hal_stm32-3.4.0/stm32cube/stm32f1xx/drivers/src/
Dstm32f1xx_ll_fsmc.c537 assert_param(IS_FSMC_TCLR_TIME(Init->TCLRSetupTime)); in FSMC_NAND_Init()
549 ((Init->TCLRSetupTime) << FSMC_PCRx_TCLR_Pos) | in FSMC_NAND_Init()
560 ((Init->TCLRSetupTime) << FSMC_PCRx_TCLR_Pos) | in FSMC_NAND_Init()
862 assert_param(IS_FSMC_TCLR_TIME(Init->TCLRSetupTime)); in FSMC_PCCARD_Init()
876 (Init->TCLRSetupTime << FSMC_PCRx_TCLR_Pos) | in FSMC_PCCARD_Init()
/hal_stm32-3.4.0/stm32cube/stm32f2xx/drivers/src/
Dstm32f2xx_ll_fsmc.c505 assert_param(IS_FSMC_TCLR_TIME(Init->TCLRSetupTime)); in FSMC_NAND_Init()
517 ((Init->TCLRSetupTime) << FSMC_PCR3_TCLR_Pos) | in FSMC_NAND_Init()
528 ((Init->TCLRSetupTime) << FSMC_PCR3_TCLR_Pos) | in FSMC_NAND_Init()
828 assert_param(IS_FSMC_TCLR_TIME(Init->TCLRSetupTime)); in FSMC_PCCARD_Init()
842 (Init->TCLRSetupTime << FSMC_PCR4_TCLR_Pos) | in FSMC_PCCARD_Init()
/hal_stm32-3.4.0/stm32cube/stm32f4xx/drivers/src/
Dstm32f4xx_ll_fsmc.c587 assert_param(IS_FSMC_TCLR_TIME(Init->TCLRSetupTime)); in FSMC_NAND_Init()
599 ((Init->TCLRSetupTime) << FSMC_PCR2_TCLR_Pos) | in FSMC_NAND_Init()
610 ((Init->TCLRSetupTime) << FSMC_PCR2_TCLR_Pos) | in FSMC_NAND_Init()
912 assert_param(IS_FSMC_TCLR_TIME(Init->TCLRSetupTime)); in FSMC_PCCARD_Init()
926 (Init->TCLRSetupTime << FSMC_PCR4_TCLR_Pos) | in FSMC_PCCARD_Init()
Dstm32f4xx_ll_fmc.c606 assert_param(IS_FMC_TCLR_TIME(Init->TCLRSetupTime)); in FMC_NAND_Init()
619 ((Init->TCLRSetupTime) << FMC_PCR2_TCLR_Pos) | in FMC_NAND_Init()
630 ((Init->TCLRSetupTime) << FMC_PCR2_TCLR_Pos) | in FMC_NAND_Init()
640 ((Init->TCLRSetupTime) << FMC_PCR_TCLR_Pos) | in FMC_NAND_Init()
997 assert_param(IS_FMC_TCLR_TIME(Init->TCLRSetupTime)); in FMC_PCCARD_Init()
1011 (Init->TCLRSetupTime << FMC_PCR4_TCLR_Pos) | in FMC_PCCARD_Init()
/hal_stm32-3.4.0/stm32cube/stm32f2xx/drivers/include/
Dstm32f2xx_ll_fsmc.h254 uint32_t TCLRSetupTime; /*!< Defines the number of HCLK cycles to configure the member
302 uint32_t TCLRSetupTime; /*!< Defines the number of HCLK cycles to configure the member
/hal_stm32-3.4.0/stm32cube/stm32f1xx/drivers/include/
Dstm32f1xx_ll_fsmc.h283 uint32_t TCLRSetupTime; /*!< Defines the number of HCLK cycles to configure the member
335 uint32_t TCLRSetupTime; /*!< Defines the number of HCLK cycles to configure the member
/hal_stm32-3.4.0/stm32cube/stm32f3xx/drivers/include/
Dstm32f3xx_ll_fmc.h278 uint32_t TCLRSetupTime; /*!< Defines the number of HCLK cycles to configure the member
330 uint32_t TCLRSetupTime; /*!< Defines the number of HCLK cycles to configure the member
/hal_stm32-3.4.0/stm32cube/stm32u5xx/drivers/src/
Dstm32u5xx_ll_fmc.c567 assert_param(IS_FMC_TCLR_TIME(Init->TCLRSetupTime)); in FMC_NAND_Init()
576 ((Init->TCLRSetupTime) << FMC_PCR_TCLR_Pos) | in FMC_NAND_Init()
/hal_stm32-3.4.0/stm32cube/stm32l5xx/drivers/src/
Dstm32l5xx_ll_fmc.c567 assert_param(IS_FMC_TCLR_TIME(Init->TCLRSetupTime)); in FMC_NAND_Init()
576 ((Init->TCLRSetupTime) << FMC_PCR_TCLR_Pos) | in FMC_NAND_Init()
/hal_stm32-3.4.0/stm32cube/stm32g4xx/drivers/src/
Dstm32g4xx_ll_fmc.c574 assert_param(IS_FMC_TCLR_TIME(Init->TCLRSetupTime)); in FMC_NAND_Init()
583 ((Init->TCLRSetupTime) << FMC_PCR_TCLR_Pos) | in FMC_NAND_Init()
/hal_stm32-3.4.0/stm32cube/stm32f4xx/drivers/include/
Dstm32f4xx_ll_fsmc.h299 uint32_t TCLRSetupTime; /*!< Defines the number of HCLK cycles to configure the member
351 uint32_t TCLRSetupTime; /*!< Defines the number of HCLK cycles to configure the member
Dstm32f4xx_ll_fmc.h364 uint32_t TCLRSetupTime; /*!< Defines the number of HCLK cycles to configure the member
416 uint32_t TCLRSetupTime; /*!< Defines the number of HCLK cycles to configure the member
/hal_stm32-3.4.0/stm32cube/stm32l4xx/drivers/src/
Dstm32l4xx_ll_fmc.c629 assert_param(IS_FMC_TCLR_TIME(Init->TCLRSetupTime)); in FMC_NAND_Init()
638 ((Init->TCLRSetupTime) << FMC_PCR_TCLR_Pos) | in FMC_NAND_Init()
/hal_stm32-3.4.0/stm32cube/stm32f7xx/drivers/src/
Dstm32f7xx_ll_fmc.c526 assert_param(IS_FMC_TCLR_TIME(Init->TCLRSetupTime)); in FMC_NAND_Init()
535 ((Init->TCLRSetupTime) << FMC_PCR_TCLR_Pos) | in FMC_NAND_Init()
/hal_stm32-3.4.0/stm32cube/stm32h7xx/drivers/src/
Dstm32h7xx_ll_fmc.c526 assert_param(IS_FMC_TCLR_TIME(Init->TCLRSetupTime)); in FMC_NAND_Init()
535 ((Init->TCLRSetupTime) << FMC_PCR_TCLR_Pos) | in FMC_NAND_Init()
/hal_stm32-3.4.0/stm32cube/stm32h5xx/drivers/src/
Dstm32h5xx_ll_fmc.c584 assert_param(IS_FMC_TCLR_TIME(Init->TCLRSetupTime)); in FMC_NAND_Init()
593 ((Init->TCLRSetupTime) << FMC_PCR_TCLR_Pos) | in FMC_NAND_Init()
/hal_stm32-3.4.0/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_ll_fmc.h285 uint32_t TCLRSetupTime; /*!< Defines the number of HCLK cycles to configure the member
/hal_stm32-3.4.0/stm32cube/stm32l5xx/drivers/include/
Dstm32l5xx_ll_fmc.h285 uint32_t TCLRSetupTime; /*!< Defines the number of HCLK cycles to configure the member
/hal_stm32-3.4.0/stm32cube/stm32g4xx/drivers/include/
Dstm32g4xx_ll_fmc.h300 uint32_t TCLRSetupTime; /*!< Defines the number of HCLK cycles to configure the member
/hal_stm32-3.4.0/stm32cube/stm32l4xx/drivers/include/
Dstm32l4xx_ll_fmc.h308 uint32_t TCLRSetupTime; /*!< Defines the number of HCLK cycles to configure the member
/hal_stm32-3.4.0/stm32cube/stm32h7xx/drivers/include/
Dstm32h7xx_ll_fmc.h314 uint32_t TCLRSetupTime; /*!< Defines the number of HCLK cycles to configure the member
/hal_stm32-3.4.0/stm32cube/stm32f7xx/drivers/include/
Dstm32f7xx_ll_fmc.h314 uint32_t TCLRSetupTime; /*!< Defines the number of HCLK cycles to configure the member
/hal_stm32-3.4.0/stm32cube/stm32h5xx/drivers/include/
Dstm32h5xx_ll_fmc.h336 uint32_t TCLRSetupTime; /*!< Defines the number of HCLK cycles to configure the member