Home
last modified time | relevance | path

Searched refs:AHBLPENR (Results 1 – 25 of 26) sorted by relevance

12

/hal_stm32-3.4.0/stm32cube/stm32l1xx/drivers/include/
Dstm32l1xx_hal_rcc_ex.h489 #define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE() (RCC->AHBLPENR |= (RCC_AHBLPENR_GPIOELPEN))
490 #define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE() (RCC->AHBLPENR &= ~(RCC_AHBLPENR_GPIOELPEN))
498 #define __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE() (RCC->AHBLPENR |= (RCC_AHBLPENR_GPIOFLPEN))
499 #define __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE() (RCC->AHBLPENR |= (RCC_AHBLPENR_GPIOGLPEN))
501 #define __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE() (RCC->AHBLPENR &= ~(RCC_AHBLPENR_GPIOFLPEN))
502 #define __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE() (RCC->AHBLPENR &= ~(RCC_AHBLPENR_GPIOGLPEN))
512 #define __HAL_RCC_DMA2_CLK_SLEEP_ENABLE() (RCC->AHBLPENR |= (RCC_AHBLPENR_DMA2LPEN))
513 #define __HAL_RCC_DMA2_CLK_SLEEP_DISABLE() (RCC->AHBLPENR &= ~(RCC_AHBLPENR_DMA2LPEN))
519 #define __HAL_RCC_AES_CLK_SLEEP_ENABLE() (RCC->AHBLPENR |= (RCC_AHBLPENR_AESLPEN))
520 #define __HAL_RCC_AES_CLK_SLEEP_DISABLE() (RCC->AHBLPENR &= ~(RCC_AHBLPENR_AESLPEN))
[all …]
Dstm32l1xx_hal_rcc.h1022 #define __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE() (RCC->AHBLPENR |= (RCC_AHBLPENR_GPIOALPEN))
1023 #define __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE() (RCC->AHBLPENR |= (RCC_AHBLPENR_GPIOBLPEN))
1024 #define __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE() (RCC->AHBLPENR |= (RCC_AHBLPENR_GPIOCLPEN))
1025 #define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE() (RCC->AHBLPENR |= (RCC_AHBLPENR_GPIODLPEN))
1026 #define __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE() (RCC->AHBLPENR |= (RCC_AHBLPENR_GPIOHLPEN))
1028 #define __HAL_RCC_CRC_CLK_SLEEP_ENABLE() (RCC->AHBLPENR |= (RCC_AHBLPENR_CRCLPEN))
1029 #define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE() (RCC->AHBLPENR |= (RCC_AHBLPENR_FLITFLPEN))
1030 #define __HAL_RCC_DMA1_CLK_SLEEP_ENABLE() (RCC->AHBLPENR |= (RCC_AHBLPENR_DMA1LPEN))
1032 #define __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE() (RCC->AHBLPENR &= ~(RCC_AHBLPENR_GPIOALPEN))
1033 #define __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE() (RCC->AHBLPENR &= ~(RCC_AHBLPENR_GPIOBLPEN))
[all …]
Dstm32l1xx_ll_bus.h427 SET_BIT(RCC->AHBLPENR, Periphs); in LL_AHB1_GRP1_EnableClockSleep()
429 tmpreg = READ_BIT(RCC->AHBLPENR, Periphs); in LL_AHB1_GRP1_EnableClockSleep()
472 CLEAR_BIT(RCC->AHBLPENR, Periphs); in LL_AHB1_GRP1_DisableClockSleep()
/hal_stm32-3.4.0/stm32cube/stm32l0xx/drivers/include/
Dstm32l0xx_hal_rcc_ex.h1121 #define __HAL_RCC_AES_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHBLPENR, (RCC_AHBSMENR_CRYPSMEN))
1122 #define __HAL_RCC_AES_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHBLPENR, (RCC_AHBSMENR_CRYPSMEN))
1124 #define __HAL_RCC_AES_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHBLPENR, RCC_AHBSMENR_CRYPSMEN) !…
1125 #define __HAL_RCC_AES_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHBLPENR, RCC_AHBSMENR_CRYPSMEN) =…
/hal_stm32-3.4.0/stm32cube/stm32l1xx/soc/
Dstm32l100xb.h397 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l100xba.h397 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l151xb.h382 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l151xba.h382 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l152xba.h397 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l152xb.h397 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l100xc.h408 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l151xca.h410 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l151xdx.h420 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l151xe.h420 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l152xdx.h435 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l152xe.h435 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l152xc.h425 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l152xca.h425 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l151xc.h410 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l162xdx.h456 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l162xe.h456 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l162xc.h446 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l162xca.h446 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l151xd.h435 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l152xd.h450 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member

12