Home
last modified time | relevance | path

Searched refs:RCC_CFGR_PLLDIV4_Pos (Results 1 – 25 of 41) sorted by relevance

12

/hal_stm32-2.7.6/stm32cube/stm32l0xx/soc/
Dstm32l010x6.h3193 #define RCC_CFGR_PLLDIV4_Pos (22U) macro
3194 #define RCC_CFGR_PLLDIV4_Msk (0x3UL << RCC_CFGR_PLLDIV4_Pos) /*!< 0x00C00000 */
Dstm32l010x8.h3192 #define RCC_CFGR_PLLDIV4_Pos (22U) macro
3193 #define RCC_CFGR_PLLDIV4_Msk (0x3UL << RCC_CFGR_PLLDIV4_Pos) /*!< 0x00C00000 */
Dstm32l031xx.h3361 #define RCC_CFGR_PLLDIV4_Pos (22U) macro
3362 #define RCC_CFGR_PLLDIV4_Msk (0x3UL << RCC_CFGR_PLLDIV4_Pos) /*!< 0x00C00000 */
Dstm32l041xx.h3489 #define RCC_CFGR_PLLDIV4_Pos (22U) macro
3490 #define RCC_CFGR_PLLDIV4_Msk (0x3UL << RCC_CFGR_PLLDIV4_Pos) /*!< 0x00C00000 */
Dstm32l051xx.h3433 #define RCC_CFGR_PLLDIV4_Pos (22U) macro
3434 #define RCC_CFGR_PLLDIV4_Msk (0x3UL << RCC_CFGR_PLLDIV4_Pos) /*!< 0x00C00000 */
Dstm32l011xx.h3289 #define RCC_CFGR_PLLDIV4_Pos (22U) macro
3290 #define RCC_CFGR_PLLDIV4_Msk (0x3UL << RCC_CFGR_PLLDIV4_Pos) /*!< 0x00C00000 */
Dstm32l010x4.h3180 #define RCC_CFGR_PLLDIV4_Pos (22U) macro
3181 #define RCC_CFGR_PLLDIV4_Msk (0x3UL << RCC_CFGR_PLLDIV4_Pos) /*!< 0x00C00000 */
Dstm32l010xb.h3200 #define RCC_CFGR_PLLDIV4_Pos (22U) macro
3201 #define RCC_CFGR_PLLDIV4_Msk (0x3UL << RCC_CFGR_PLLDIV4_Pos) /*!< 0x00C00000 */
Dstm32l021xx.h3417 #define RCC_CFGR_PLLDIV4_Pos (22U) macro
3418 #define RCC_CFGR_PLLDIV4_Msk (0x3UL << RCC_CFGR_PLLDIV4_Pos) /*!< 0x00C00000 */
Dstm32l071xx.h3485 #define RCC_CFGR_PLLDIV4_Pos (22U) macro
3486 #define RCC_CFGR_PLLDIV4_Msk (0x3UL << RCC_CFGR_PLLDIV4_Pos) /*!< 0x00C00000 */
Dstm32l081xx.h3613 #define RCC_CFGR_PLLDIV4_Pos (22U) macro
3614 #define RCC_CFGR_PLLDIV4_Msk (0x3UL << RCC_CFGR_PLLDIV4_Pos) /*!< 0x00C00000 */
Dstm32l062xx.h3859 #define RCC_CFGR_PLLDIV4_Pos (22U) macro
3860 #define RCC_CFGR_PLLDIV4_Msk (0x3UL << RCC_CFGR_PLLDIV4_Pos) /*!< 0x00C00000 */
Dstm32l052xx.h3731 #define RCC_CFGR_PLLDIV4_Pos (22U) macro
3732 #define RCC_CFGR_PLLDIV4_Msk (0x3UL << RCC_CFGR_PLLDIV4_Pos) /*!< 0x00C00000 */
Dstm32l053xx.h3875 #define RCC_CFGR_PLLDIV4_Pos (22U) macro
3876 #define RCC_CFGR_PLLDIV4_Msk (0x3UL << RCC_CFGR_PLLDIV4_Pos) /*!< 0x00C00000 */
Dstm32l063xx.h4001 #define RCC_CFGR_PLLDIV4_Pos (22U) macro
4002 #define RCC_CFGR_PLLDIV4_Msk (0x3UL << RCC_CFGR_PLLDIV4_Pos) /*!< 0x00C00000 */
Dstm32l072xx.h3887 #define RCC_CFGR_PLLDIV4_Pos (22U) macro
3888 #define RCC_CFGR_PLLDIV4_Msk (0x3UL << RCC_CFGR_PLLDIV4_Pos) /*!< 0x00C00000 */
Dstm32l082xx.h4015 #define RCC_CFGR_PLLDIV4_Pos (22U) macro
4016 #define RCC_CFGR_PLLDIV4_Msk (0x3UL << RCC_CFGR_PLLDIV4_Pos) /*!< 0x00C00000 */
Dstm32l083xx.h4157 #define RCC_CFGR_PLLDIV4_Pos (22U) macro
4158 #define RCC_CFGR_PLLDIV4_Msk (0x3UL << RCC_CFGR_PLLDIV4_Pos) /*!< 0x00C00000 */
/hal_stm32-2.7.6/stm32cube/stm32l1xx/soc/
Dstm32l151xba.h3911 #define RCC_CFGR_PLLDIV4_Pos (22U) macro
3912 #define RCC_CFGR_PLLDIV4_Msk (0x3UL << RCC_CFGR_PLLDIV4_Pos) /*!< 0x00C00000 */
Dstm32l152xb.h4030 #define RCC_CFGR_PLLDIV4_Pos (22U) macro
4031 #define RCC_CFGR_PLLDIV4_Msk (0x3UL << RCC_CFGR_PLLDIV4_Pos) /*!< 0x00C00000 */
Dstm32l151xb.h3897 #define RCC_CFGR_PLLDIV4_Pos (22U) macro
3898 #define RCC_CFGR_PLLDIV4_Msk (0x3UL << RCC_CFGR_PLLDIV4_Pos) /*!< 0x00C00000 */
Dstm32l152xba.h4029 #define RCC_CFGR_PLLDIV4_Pos (22U) macro
4030 #define RCC_CFGR_PLLDIV4_Msk (0x3UL << RCC_CFGR_PLLDIV4_Pos) /*!< 0x00C00000 */
Dstm32l100xb.h4012 #define RCC_CFGR_PLLDIV4_Pos (22U) macro
4013 #define RCC_CFGR_PLLDIV4_Msk (0x3UL << RCC_CFGR_PLLDIV4_Pos) /*!< 0x00C00000 */
Dstm32l100xba.h4023 #define RCC_CFGR_PLLDIV4_Pos (22U) macro
4024 #define RCC_CFGR_PLLDIV4_Msk (0x3UL << RCC_CFGR_PLLDIV4_Pos) /*!< 0x00C00000 */
Dstm32l100xc.h4125 #define RCC_CFGR_PLLDIV4_Pos (22U) macro
4126 #define RCC_CFGR_PLLDIV4_Msk (0x3UL << RCC_CFGR_PLLDIV4_Pos) /*!< 0x00C00000 */

12