Home
last modified time | relevance | path

Searched refs:__NVIC_PRIO_BITS (Results 1 – 25 of 417) sorted by relevance

12345678910>>...17

/hal_silabs-latest/simplicity_sdk/platform/common/src/
Dsl_core_cortexm.c158 __set_BASEPRI(CORE_ATOMIC_BASE_PRIORITY_LEVEL << (8UL - __NVIC_PRIO_BITS)); in CORE_AtomicDisableIrq()
190 __set_BASEPRI(CORE_ATOMIC_BASE_PRIORITY_LEVEL << (8U - __NVIC_PRIO_BITS)); in CORE_EnterAtomic()
192 if ((irqState & (CORE_ATOMIC_BASE_PRIORITY_LEVEL << (8U - __NVIC_PRIO_BITS))) in CORE_EnterAtomic()
193 != (CORE_ATOMIC_BASE_PRIORITY_LEVEL << (8U - __NVIC_PRIO_BITS))) { in CORE_EnterAtomic()
222 if ((irqState & (CORE_ATOMIC_BASE_PRIORITY_LEVEL << (8U - __NVIC_PRIO_BITS))) in CORE_ExitAtomic()
223 != (CORE_ATOMIC_BASE_PRIORITY_LEVEL << (8U - __NVIC_PRIO_BITS))) { in CORE_ExitAtomic()
249 if (basepri >= (CORE_ATOMIC_BASE_PRIORITY_LEVEL << (8U - __NVIC_PRIO_BITS))) { in CORE_YieldAtomic()
281 << (8U - __NVIC_PRIO_BITS))); in CORE_IrqIsDisabled()
/hal_silabs-latest/gecko/emlib/src/
Dem_core.c410 __set_BASEPRI(CORE_ATOMIC_BASE_PRIORITY_LEVEL << (8UL - __NVIC_PRIO_BITS)); in CORE_AtomicDisableIrq()
458 __set_BASEPRI(CORE_ATOMIC_BASE_PRIORITY_LEVEL << (8U - __NVIC_PRIO_BITS)); in CORE_EnterAtomic()
459 if ((irqState & (CORE_ATOMIC_BASE_PRIORITY_LEVEL << (8U - __NVIC_PRIO_BITS))) in CORE_EnterAtomic()
460 != (CORE_ATOMIC_BASE_PRIORITY_LEVEL << (8U - __NVIC_PRIO_BITS))) { in CORE_EnterAtomic()
494 if ((irqState & (CORE_ATOMIC_BASE_PRIORITY_LEVEL << (8U - __NVIC_PRIO_BITS))) in CORE_ExitAtomic()
495 != (CORE_ATOMIC_BASE_PRIORITY_LEVEL << (8U - __NVIC_PRIO_BITS))) { in CORE_ExitAtomic()
527 if (basepri >= (CORE_ATOMIC_BASE_PRIORITY_LEVEL << (8U - __NVIC_PRIO_BITS))) { in CORE_YieldAtomic()
724 && (irqPri >= (basepri >> (8U - __NVIC_PRIO_BITS)))) {
756 << (8U - __NVIC_PRIO_BITS)));
/hal_silabs-latest/simplicity_sdk/platform/security/sl_component/se_manager/src/
Dsl_se_manager.c62 #if (SE_MANAGER_USER_SEMBRX_IRQ_PRIORITY >= (1U << __NVIC_PRIO_BITS) )
66 …GER_USER_SEMBRX_IRQ_PRIORITY < (configMAX_SYSCALL_INTERRUPT_PRIORITY >> (8U - __NVIC_PRIO_BITS) ) )
77 …e SE_MANAGER_SEMBRX_IRQ_PRIORITY (configMAX_SYSCALL_INTERRUPT_PRIORITY >> (8U - __NVIC_PRIO_BITS) )
/hal_silabs-latest/si32/si32Hal/sim3l1xx/
Dsim3l1xx.h32 #define __NVIC_PRIO_BITS 4 macro
/hal_silabs-latest/wiseconnect/components/device/silabs/si91x/wireless/ahb_interface/inc/
Drsi_m4.h149 #define SYSTICK_INTR_PRI (1 << __NVIC_PRIO_BITS) - 1
/hal_silabs-latest/si32/si32Hal/sim3c1xx/
Dsim3c1xx.h32 #define __NVIC_PRIO_BITS 4 macro
/hal_silabs-latest/si32/si32Hal/sim3u1xx/
Dsim3u1xx.h32 #define __NVIC_PRIO_BITS 4 macro
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32PG1B/Include/
Defm32pg1b100f128gm32.h104 #define __NVIC_PRIO_BITS 3U /**< NVIC interrupt priority bits */ macro
Defm32pg1b100f128im32.h104 #define __NVIC_PRIO_BITS 3U /**< NVIC interrupt priority bits */ macro
Defm32pg1b100f256gm32.h104 #define __NVIC_PRIO_BITS 3U /**< NVIC interrupt priority bits */ macro
Defm32pg1b100f256im32.h104 #define __NVIC_PRIO_BITS 3U /**< NVIC interrupt priority bits */ macro
Defm32pg1b200f128gm32.h104 #define __NVIC_PRIO_BITS 3U /**< NVIC interrupt priority bits */ macro
Defm32pg1b200f128gm48.h104 #define __NVIC_PRIO_BITS 3U /**< NVIC interrupt priority bits */ macro
Defm32pg1b200f128im32.h104 #define __NVIC_PRIO_BITS 3U /**< NVIC interrupt priority bits */ macro
Defm32pg1b200f256im32.h104 #define __NVIC_PRIO_BITS 3U /**< NVIC interrupt priority bits */ macro
Defm32pg1b200f256im48.h104 #define __NVIC_PRIO_BITS 3U /**< NVIC interrupt priority bits */ macro
Defm32pg1b200f256gm32.h104 #define __NVIC_PRIO_BITS 3U /**< NVIC interrupt priority bits */ macro
Defm32pg1b200f256gm48.h104 #define __NVIC_PRIO_BITS 3U /**< NVIC interrupt priority bits */ macro
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32HG/Include/
Defm32hg309f32.h95 #define __NVIC_PRIO_BITS 2U /**< NVIC interrupt priority bits */ macro
Defm32hg309f64.h95 #define __NVIC_PRIO_BITS 2U /**< NVIC interrupt priority bits */ macro
Defm32hg310f32.h95 #define __NVIC_PRIO_BITS 2U /**< NVIC interrupt priority bits */ macro
Defm32hg310f64.h95 #define __NVIC_PRIO_BITS 2U /**< NVIC interrupt priority bits */ macro
Defm32hg322f32.h95 #define __NVIC_PRIO_BITS 2U /**< NVIC interrupt priority bits */ macro
Defm32hg322f64.h95 #define __NVIC_PRIO_BITS 2U /**< NVIC interrupt priority bits */ macro
Defm32hg350f32.h95 #define __NVIC_PRIO_BITS 2U /**< NVIC interrupt priority bits */ macro

12345678910>>...17