Home
last modified time | relevance | path

Searched refs:_DPLL_CFG_MODE_PLL (Results 1 – 12 of 12) sorted by relevance

/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32MG21/Include/
Defr32mg21_dpll.h120 #define _DPLL_CFG_MODE_PLL 0x00000001UL /**< Mode P… macro
123 #define DPLL_CFG_MODE_PLL (_DPLL_CFG_MODE_PLL << 0) /**< Shifte…
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32BG22/Include/
Defr32bg22_dpll.h120 #define _DPLL_CFG_MODE_PLL 0x00000001UL /**< Mode P… macro
123 #define DPLL_CFG_MODE_PLL (_DPLL_CFG_MODE_PLL << 0) /**< Shifte…
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32MG24/Include/
Defr32mg24_dpll.h125 #define _DPLL_CFG_MODE_PLL 0x00000001UL /**< Mode P… macro
128 #define DPLL_CFG_MODE_PLL (_DPLL_CFG_MODE_PLL << 0) /**< Shifte…
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32ZG23/Include/
Defr32zg23_dpll.h125 #define _DPLL_CFG_MODE_PLL 0x00000001UL /**< Mode P… macro
128 #define DPLL_CFG_MODE_PLL (_DPLL_CFG_MODE_PLL << 0) /**< Shifte…
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32BG27/Include/
Defr32bg27_dpll.h120 #define _DPLL_CFG_MODE_PLL 0x00000001UL /**< Mode P… macro
123 #define DPLL_CFG_MODE_PLL (_DPLL_CFG_MODE_PLL << 0) /**< Shifte…
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32BG29/Include/
Defr32bg29_dpll.h125 #define _DPLL_CFG_MODE_PLL 0x00000001UL /**< Mode P… macro
128 #define DPLL_CFG_MODE_PLL (_DPLL_CFG_MODE_PLL << 0) /**< Shifte…
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32MG29/Include/
Defr32mg29_dpll.h125 #define _DPLL_CFG_MODE_PLL 0x00000001UL /**< Mode P… macro
128 #define DPLL_CFG_MODE_PLL (_DPLL_CFG_MODE_PLL << 0) /**< Shifte…
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32FG23/Include/
Defr32fg23_dpll.h125 #define _DPLL_CFG_MODE_PLL 0x00000001UL /**< Mode P… macro
128 #define DPLL_CFG_MODE_PLL (_DPLL_CFG_MODE_PLL << 0) /**< Shifte…
/hal_silabs-latest/gecko/emlib/inc/
Dem_cmu_fpga.h334 cmuDPLLLockMode_Phase = _DPLL_CFG_MODE_PLL /**< Phase lock mode. */
Dem_cmu.h727 cmuDPLLLockMode_Phase = _DPLL_CFG_MODE_PLL /**< Phase lock mode. */ in SL_ENUM_GENERIC()
/hal_silabs-latest/simplicity_sdk/platform/emlib/inc/
Dem_cmu_fpga.h334 cmuDPLLLockMode_Phase = _DPLL_CFG_MODE_PLL /**< Phase lock mode. */
Dem_cmu.h727 cmuDPLLLockMode_Phase = _DPLL_CFG_MODE_PLL /**< Phase lock mode. */ in SL_ENUM_GENERIC()