Home
last modified time | relevance | path

Searched refs:_CMU_LFEPRESC0_RTCC_DIV4 (Results 1 – 25 of 80) sorted by relevance

1234

/hal_silabs-latest/gecko/Device/SiliconLabs/EFR32MG12P/Include/
Defr32mg12p_cmu.h1779 #define _CMU_LFEPRESC0_RTCC_DIV4 0x00000002UL /**< Mode… macro
1782 #define CMU_LFEPRESC0_RTCC_DIV4 (_CMU_LFEPRESC0_RTCC_DIV4 << 0) /**< Shif…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32JG12B/Include/
Defm32jg12b_cmu.h1779 #define _CMU_LFEPRESC0_RTCC_DIV4 0x00000002UL /**< Mode… macro
1782 #define CMU_LFEPRESC0_RTCC_DIV4 (_CMU_LFEPRESC0_RTCC_DIV4 << 0) /**< Shif…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32PG12B/Include/
Defm32pg12b_cmu.h1779 #define _CMU_LFEPRESC0_RTCC_DIV4 0x00000002UL /**< Mode… macro
1782 #define CMU_LFEPRESC0_RTCC_DIV4 (_CMU_LFEPRESC0_RTCC_DIV4 << 0) /**< Shif…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFR32FG13P/Include/
Defr32fg13p_cmu.h1851 #define _CMU_LFEPRESC0_RTCC_DIV4 0x00000002UL /**< Mode… macro
1854 #define CMU_LFEPRESC0_RTCC_DIV4 (_CMU_LFEPRESC0_RTCC_DIV4 << 0) /**< Shif…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFR32BG13P/Include/
Defr32bg13p_cmu.h1851 #define _CMU_LFEPRESC0_RTCC_DIV4 0x00000002UL /**< Mode… macro
1854 #define CMU_LFEPRESC0_RTCC_DIV4 (_CMU_LFEPRESC0_RTCC_DIV4 << 0) /**< Shif…
Defr32bg13p732f512gm32.h4001 #define _CMU_LFEPRESC0_RTCC_DIV4 0x00000002UL /**< Mode… macro
4004 #define CMU_LFEPRESC0_RTCC_DIV4 (_CMU_LFEPRESC0_RTCC_DIV4 << 0) /**< Shif…
Defr32bg13p732f512gm48.h4001 #define _CMU_LFEPRESC0_RTCC_DIV4 0x00000002UL /**< Mode… macro
4004 #define CMU_LFEPRESC0_RTCC_DIV4 (_CMU_LFEPRESC0_RTCC_DIV4 << 0) /**< Shif…
Defr32bg13p733f512gm48.h4001 #define _CMU_LFEPRESC0_RTCC_DIV4 0x00000002UL /**< Mode… macro
4004 #define CMU_LFEPRESC0_RTCC_DIV4 (_CMU_LFEPRESC0_RTCC_DIV4 << 0) /**< Shif…
Defr32bg13p532f512gm48.h4001 #define _CMU_LFEPRESC0_RTCC_DIV4 0x00000002UL /**< Mode… macro
4004 #define CMU_LFEPRESC0_RTCC_DIV4 (_CMU_LFEPRESC0_RTCC_DIV4 << 0) /**< Shif…
Defr32bg13p632f512gm32.h4001 #define _CMU_LFEPRESC0_RTCC_DIV4 0x00000002UL /**< Mode… macro
4004 #define CMU_LFEPRESC0_RTCC_DIV4 (_CMU_LFEPRESC0_RTCC_DIV4 << 0) /**< Shif…
Defr32bg13p632f512gm48.h4001 #define _CMU_LFEPRESC0_RTCC_DIV4 0x00000002UL /**< Mode… macro
4004 #define CMU_LFEPRESC0_RTCC_DIV4 (_CMU_LFEPRESC0_RTCC_DIV4 << 0) /**< Shif…
Defr32bg13p632f512im32.h4001 #define _CMU_LFEPRESC0_RTCC_DIV4 0x00000002UL /**< Mode… macro
4004 #define CMU_LFEPRESC0_RTCC_DIV4 (_CMU_LFEPRESC0_RTCC_DIV4 << 0) /**< Shif…
Defr32bg13p632f512im48.h4001 #define _CMU_LFEPRESC0_RTCC_DIV4 0x00000002UL /**< Mode… macro
4004 #define CMU_LFEPRESC0_RTCC_DIV4 (_CMU_LFEPRESC0_RTCC_DIV4 << 0) /**< Shif…
Defr32bg13p532f512gm32.h4001 #define _CMU_LFEPRESC0_RTCC_DIV4 0x00000002UL /**< Mode… macro
4004 #define CMU_LFEPRESC0_RTCC_DIV4 (_CMU_LFEPRESC0_RTCC_DIV4 << 0) /**< Shif…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32GG12B/Include/
Defm32gg12b_cmu.h2223 #define _CMU_LFEPRESC0_RTCC_DIV4 0x00000002UL /**< Mode… macro
2226 #define CMU_LFEPRESC0_RTCC_DIV4 (_CMU_LFEPRESC0_RTCC_DIV4 << 0) /**< Shif…
Defm32gg12b390f1024gl112.h6039 #define _CMU_LFEPRESC0_RTCC_DIV4 0x00000002UL /**< Mode… macro
6042 #define CMU_LFEPRESC0_RTCC_DIV4 (_CMU_LFEPRESC0_RTCC_DIV4 << 0) /**< Shif…
Defm32gg12b390f512gl112.h6039 #define _CMU_LFEPRESC0_RTCC_DIV4 0x00000002UL /**< Mode… macro
6042 #define CMU_LFEPRESC0_RTCC_DIV4 (_CMU_LFEPRESC0_RTCC_DIV4 << 0) /**< Shif…
Defm32gg12b530f512il120.h6868 #define _CMU_LFEPRESC0_RTCC_DIV4 0x00000002UL /**< Mode… macro
6871 #define CMU_LFEPRESC0_RTCC_DIV4 (_CMU_LFEPRESC0_RTCC_DIV4 << 0) /**< Shif…
Defm32gg12b530f512im64.h6868 #define _CMU_LFEPRESC0_RTCC_DIV4 0x00000002UL /**< Mode… macro
6871 #define CMU_LFEPRESC0_RTCC_DIV4 (_CMU_LFEPRESC0_RTCC_DIV4 << 0) /**< Shif…
Defm32gg12b530f512iq100.h6868 #define _CMU_LFEPRESC0_RTCC_DIV4 0x00000002UL /**< Mode… macro
6871 #define CMU_LFEPRESC0_RTCC_DIV4 (_CMU_LFEPRESC0_RTCC_DIV4 << 0) /**< Shif…
Defm32gg12b530f512iq64.h6868 #define _CMU_LFEPRESC0_RTCC_DIV4 0x00000002UL /**< Mode… macro
6871 #define CMU_LFEPRESC0_RTCC_DIV4 (_CMU_LFEPRESC0_RTCC_DIV4 << 0) /**< Shif…
Defm32gg12b530f512gq100.h6868 #define _CMU_LFEPRESC0_RTCC_DIV4 0x00000002UL /**< Mode… macro
6871 #define CMU_LFEPRESC0_RTCC_DIV4 (_CMU_LFEPRESC0_RTCC_DIV4 << 0) /**< Shif…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32GG11B/Include/
Defm32gg11b_cmu.h2290 #define _CMU_LFEPRESC0_RTCC_DIV4 0x00000002UL /**< Mode… macro
2293 #define CMU_LFEPRESC0_RTCC_DIV4 (_CMU_LFEPRESC0_RTCC_DIV4 << 0) /**< Shif…
/hal_silabs-latest/simplicity_sdk/platform/emlib/src/
Dem_cmu.c8293 #if defined(_CMU_LFEPRESC0_RTCC_DIV4) in CMU_ClockPrescSet()
8294 EFM_ASSERT(presc <= _CMU_LFEPRESC0_RTCC_DIV4); in CMU_ClockPrescSet()
8446 #if defined(_CMU_LFEPRESC0_RTCC_DIV4) in CMU_ClockPrescSet()
8447 EFM_ASSERT(presc <= _CMU_LFEPRESC0_RTCC_DIV4); in CMU_ClockPrescSet()
/hal_silabs-latest/gecko/emlib/src/
Dem_cmu.c8240 #if defined(_CMU_LFEPRESC0_RTCC_DIV4) in CMU_ClockPrescSet()
8241 EFM_ASSERT(presc <= _CMU_LFEPRESC0_RTCC_DIV4); in CMU_ClockPrescSet()
8393 #if defined(_CMU_LFEPRESC0_RTCC_DIV4) in CMU_ClockPrescSet()
8394 EFM_ASSERT(presc <= _CMU_LFEPRESC0_RTCC_DIV4); in CMU_ClockPrescSet()

1234