Searched refs:SI32_EMIFIF_A_CONFIG_WDHINH_MASK (Results 1 – 3 of 3) sorted by relevance
243 (basePointer->CONFIG_CLR = SI32_EMIFIF_A_CONFIG_WDHINH_MASK)256 (basePointer->CONFIG_SET = SI32_EMIFIF_A_CONFIG_WDHINH_MASK)
202 basePointer->CONFIG_CLR = SI32_EMIFIF_A_CONFIG_WDHINH_MASK; in _SI32_EMIFIF_A_enable_write_data_hold()215 basePointer->CONFIG_SET = SI32_EMIFIF_A_CONFIG_WDHINH_MASK; in _SI32_EMIFIF_A_disable_write_data_hold()
110 #define SI32_EMIFIF_A_CONFIG_WDHINH_MASK 0x00000100 macro