Home
last modified time | relevance | path

Searched refs:CMU_CLKEN0_DCDC (Results 1 – 11 of 11) sorted by relevance

/hal_silabs-latest/gecko/emlib/inc/
Dem_chip.h365 bool dcdcClkIsOff = ((CMU->CLKEN0 & CMU_CLKEN0_DCDC) == 0); in CHIP_Init()
366 CMU->CLKEN0_SET = CMU_CLKEN0_DCDC; in CHIP_Init()
385 CMU->CLKEN0_CLR = CMU_CLKEN0_DCDC; in CHIP_Init()
/hal_silabs-latest/simplicity_sdk/platform/emlib/inc/
Dem_chip.h369 bool dcdcClkIsOff = ((CMU->CLKEN0 & CMU_CLKEN0_DCDC) == 0); in CHIP_Init()
370 CMU->CLKEN0_SET = CMU_CLKEN0_DCDC; in CHIP_Init()
389 CMU->CLKEN0_CLR = CMU_CLKEN0_DCDC; in CHIP_Init()
/hal_silabs-latest/simplicity_sdk/platform/emlib/src/
Dem_emu.c3345 CMU->CLKEN0_SET = CMU_CLKEN0_DCDC; in EMU_DCDCBoostInit()
3394 dcdcClkWasEnabled = ((CMU->CLKEN0 & CMU_CLKEN0_DCDC) != 0); in EMU_EM01BoostPeakCurrentSet()
3395 CMU->CLKEN0_SET = CMU_CLKEN0_DCDC; in EMU_EM01BoostPeakCurrentSet()
3414 CMU->CLKEN0_CLR = CMU_CLKEN0_DCDC; in EMU_EM01BoostPeakCurrentSet()
3449 CMU->CLKEN0_SET = CMU_CLKEN0_DCDC; in EMU_DCDCBoostOutputVoltageSet()
3507 CMU->CLKEN0_SET = CMU_CLKEN0_DCDC; in EMU_DCDCModeSet()
3583 CMU->CLKEN0_SET = CMU_CLKEN0_DCDC; in EMU_DCDCInit()
3651 dcdcClkWasEnabled = ((CMU->CLKEN0 & CMU_CLKEN0_DCDC) != 0); in EMU_EM01PeakCurrentSet()
3652 CMU->CLKEN0_SET = CMU_CLKEN0_DCDC; in EMU_EM01PeakCurrentSet()
3686 CMU->CLKEN0_CLR = CMU_CLKEN0_DCDC; in EMU_EM01PeakCurrentSet()
[all …]
/hal_silabs-latest/gecko/emlib/src/
Dem_emu.c3290 CMU->CLKEN0_SET = CMU_CLKEN0_DCDC; in EMU_DCDCBoostInit()
3333 dcdcClkWasEnabled = ((CMU->CLKEN0 & CMU_CLKEN0_DCDC) != 0); in EMU_EM01BoostPeakCurrentSet()
3334 CMU->CLKEN0_SET = CMU_CLKEN0_DCDC; in EMU_EM01BoostPeakCurrentSet()
3353 CMU->CLKEN0_CLR = CMU_CLKEN0_DCDC; in EMU_EM01BoostPeakCurrentSet()
3412 CMU->CLKEN0_SET = CMU_CLKEN0_DCDC; in EMU_DCDCModeSet()
3488 CMU->CLKEN0_SET = CMU_CLKEN0_DCDC; in EMU_DCDCInit()
3556 dcdcClkWasEnabled = ((CMU->CLKEN0 & CMU_CLKEN0_DCDC) != 0); in EMU_EM01PeakCurrentSet()
3557 CMU->CLKEN0_SET = CMU_CLKEN0_DCDC; in EMU_EM01PeakCurrentSet()
3591 CMU->CLKEN0_CLR = CMU_CLKEN0_DCDC; in EMU_EM01PeakCurrentSet()
3617 dcdcClkWasEnabled = ((CMU->CLKEN0 & CMU_CLKEN0_DCDC) != 0); in EMU_DCDCSetPFMXModePeakCurrent()
[all …]
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32BG27/Include/
Defr32bg27_cmu.h548 #define CMU_CLKEN0_DCDC (0x1UL << 31) /**< Enable… macro
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32BG22/Include/
Defr32bg22_cmu.h557 #define CMU_CLKEN0_DCDC (0x1UL << 31) /**< Enable… macro
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32MG29/Include/
Defr32mg29_cmu.h552 #define CMU_CLKEN0_DCDC (0x1UL << 31) /**< Enab… macro
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32BG29/Include/
Defr32bg29_cmu.h552 #define CMU_CLKEN0_DCDC (0x1UL << 31) /**< Enab… macro
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32FG23/Include/
Defr32fg23_cmu.h593 #define CMU_CLKEN0_DCDC (0x1UL << 31) /**< Enabl… macro
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32MG24/Include/
Defr32mg24_cmu.h580 #define CMU_CLKEN0_DCDC (0x1UL << 31) /**< Enabl… macro
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32ZG23/Include/
Defr32zg23_cmu.h593 #define CMU_CLKEN0_DCDC (0x1UL << 31) /**< Enabl… macro