/hal_silabs-3.7.0/gecko/Device/SiliconLabs/EFM32GG12B/Include/ |
D | efm32gg12b_smu.h | 287 #define _SMU_PPUPATD1_PDM_DEFAULT 0x00000000UL /**< Mode DEFAULT … macro 288 #define SMU_PPUPATD1_PDM_DEFAULT (_SMU_PPUPATD1_PDM_DEFAULT << 3) /**< Shifted mode …
|
D | efm32gg12b390f1024gl112.h | 7732 #define _SMU_PPUPATD1_PDM_DEFAULT 0x00000000UL /**< Mode DEFAULT … macro 7733 #define SMU_PPUPATD1_PDM_DEFAULT (_SMU_PPUPATD1_PDM_DEFAULT << 3) /**< Shifted mode …
|
D | efm32gg12b390f512gl112.h | 7732 #define _SMU_PPUPATD1_PDM_DEFAULT 0x00000000UL /**< Mode DEFAULT … macro 7733 #define SMU_PPUPATD1_PDM_DEFAULT (_SMU_PPUPATD1_PDM_DEFAULT << 3) /**< Shifted mode …
|
D | efm32gg12b110f1024gq64.h | 8504 #define _SMU_PPUPATD1_PDM_DEFAULT 0x00000000UL /**< Mode DEFAULT … macro 8505 #define SMU_PPUPATD1_PDM_DEFAULT (_SMU_PPUPATD1_PDM_DEFAULT << 3) /**< Shifted mode …
|
D | efm32gg12b110f1024gm64.h | 8504 #define _SMU_PPUPATD1_PDM_DEFAULT 0x00000000UL /**< Mode DEFAULT … macro 8505 #define SMU_PPUPATD1_PDM_DEFAULT (_SMU_PPUPATD1_PDM_DEFAULT << 3) /**< Shifted mode …
|
D | efm32gg12b110f1024iq64.h | 8504 #define _SMU_PPUPATD1_PDM_DEFAULT 0x00000000UL /**< Mode DEFAULT … macro 8505 #define SMU_PPUPATD1_PDM_DEFAULT (_SMU_PPUPATD1_PDM_DEFAULT << 3) /**< Shifted mode …
|
D | efm32gg12b530f512iq64.h | 8540 #define _SMU_PPUPATD1_PDM_DEFAULT 0x00000000UL /**< Mode DEFAULT … macro 8541 #define SMU_PPUPATD1_PDM_DEFAULT (_SMU_PPUPATD1_PDM_DEFAULT << 3) /**< Shifted mode …
|
D | efm32gg12b530f512il112.h | 8540 #define _SMU_PPUPATD1_PDM_DEFAULT 0x00000000UL /**< Mode DEFAULT … macro 8541 #define SMU_PPUPATD1_PDM_DEFAULT (_SMU_PPUPATD1_PDM_DEFAULT << 3) /**< Shifted mode …
|
D | efm32gg12b530f512il120.h | 8540 #define _SMU_PPUPATD1_PDM_DEFAULT 0x00000000UL /**< Mode DEFAULT … macro 8541 #define SMU_PPUPATD1_PDM_DEFAULT (_SMU_PPUPATD1_PDM_DEFAULT << 3) /**< Shifted mode …
|
D | efm32gg12b530f512im64.h | 8540 #define _SMU_PPUPATD1_PDM_DEFAULT 0x00000000UL /**< Mode DEFAULT … macro 8541 #define SMU_PPUPATD1_PDM_DEFAULT (_SMU_PPUPATD1_PDM_DEFAULT << 3) /**< Shifted mode …
|
D | efm32gg12b110f1024im64.h | 8504 #define _SMU_PPUPATD1_PDM_DEFAULT 0x00000000UL /**< Mode DEFAULT … macro 8505 #define SMU_PPUPATD1_PDM_DEFAULT (_SMU_PPUPATD1_PDM_DEFAULT << 3) /**< Shifted mode …
|
D | efm32gg12b530f512iq100.h | 8540 #define _SMU_PPUPATD1_PDM_DEFAULT 0x00000000UL /**< Mode DEFAULT … macro 8541 #define SMU_PPUPATD1_PDM_DEFAULT (_SMU_PPUPATD1_PDM_DEFAULT << 3) /**< Shifted mode …
|
D | efm32gg12b530f512gq100.h | 8540 #define _SMU_PPUPATD1_PDM_DEFAULT 0x00000000UL /**< Mode DEFAULT … macro 8541 #define SMU_PPUPATD1_PDM_DEFAULT (_SMU_PPUPATD1_PDM_DEFAULT << 3) /**< Shifted mode …
|
D | efm32gg12b530f512gq64.h | 8540 #define _SMU_PPUPATD1_PDM_DEFAULT 0x00000000UL /**< Mode DEFAULT … macro 8541 #define SMU_PPUPATD1_PDM_DEFAULT (_SMU_PPUPATD1_PDM_DEFAULT << 3) /**< Shifted mode …
|
D | efm32gg12b310f1024gl112.h | 8538 #define _SMU_PPUPATD1_PDM_DEFAULT 0x00000000UL /**< Mode DEFAULT … macro 8539 #define SMU_PPUPATD1_PDM_DEFAULT (_SMU_PPUPATD1_PDM_DEFAULT << 3) /**< Shifted mode …
|
D | efm32gg12b510f1024gl112.h | 8540 #define _SMU_PPUPATD1_PDM_DEFAULT 0x00000000UL /**< Mode DEFAULT … macro 8541 #define SMU_PPUPATD1_PDM_DEFAULT (_SMU_PPUPATD1_PDM_DEFAULT << 3) /**< Shifted mode …
|
D | efm32gg12b310f1024gq100.h | 8538 #define _SMU_PPUPATD1_PDM_DEFAULT 0x00000000UL /**< Mode DEFAULT … macro 8539 #define SMU_PPUPATD1_PDM_DEFAULT (_SMU_PPUPATD1_PDM_DEFAULT << 3) /**< Shifted mode …
|
D | efm32gg12b330f512gl112.h | 8538 #define _SMU_PPUPATD1_PDM_DEFAULT 0x00000000UL /**< Mode DEFAULT … macro 8539 #define SMU_PPUPATD1_PDM_DEFAULT (_SMU_PPUPATD1_PDM_DEFAULT << 3) /**< Shifted mode …
|
D | efm32gg12b130f512gq64.h | 8504 #define _SMU_PPUPATD1_PDM_DEFAULT 0x00000000UL /**< Mode DEFAULT … macro 8505 #define SMU_PPUPATD1_PDM_DEFAULT (_SMU_PPUPATD1_PDM_DEFAULT << 3) /**< Shifted mode …
|
D | efm32gg12b330f512gq100.h | 8538 #define _SMU_PPUPATD1_PDM_DEFAULT 0x00000000UL /**< Mode DEFAULT … macro 8539 #define SMU_PPUPATD1_PDM_DEFAULT (_SMU_PPUPATD1_PDM_DEFAULT << 3) /**< Shifted mode …
|
D | efm32gg12b130f512im64.h | 8504 #define _SMU_PPUPATD1_PDM_DEFAULT 0x00000000UL /**< Mode DEFAULT … macro 8505 #define SMU_PPUPATD1_PDM_DEFAULT (_SMU_PPUPATD1_PDM_DEFAULT << 3) /**< Shifted mode …
|
D | efm32gg12b130f512gm64.h | 8504 #define _SMU_PPUPATD1_PDM_DEFAULT 0x00000000UL /**< Mode DEFAULT … macro 8505 #define SMU_PPUPATD1_PDM_DEFAULT (_SMU_PPUPATD1_PDM_DEFAULT << 3) /**< Shifted mode …
|
D | efm32gg12b130f512iq64.h | 8504 #define _SMU_PPUPATD1_PDM_DEFAULT 0x00000000UL /**< Mode DEFAULT … macro 8505 #define SMU_PPUPATD1_PDM_DEFAULT (_SMU_PPUPATD1_PDM_DEFAULT << 3) /**< Shifted mode …
|
/hal_silabs-3.7.0/gecko/Device/SiliconLabs/EFR32BG22/Include/ |
D | efr32bg22_smu.h | 466 #define _SMU_PPUPATD1_PDM_DEFAULT 0x00000001UL /**< Mode… macro 467 #define SMU_PPUPATD1_PDM_DEFAULT (_SMU_PPUPATD1_PDM_DEFAULT << 2) /**< Shif…
|
/hal_silabs-3.7.0/gecko/Device/SiliconLabs/EFR32BG27/Include/ |
D | efr32bg27_smu.h | 466 #define _SMU_PPUPATD1_PDM_DEFAULT 0x00000001UL /**< Mode… macro 467 #define SMU_PPUPATD1_PDM_DEFAULT (_SMU_PPUPATD1_PDM_DEFAULT << 2) /**< Shif…
|