/hal_silabs-3.7.0/gecko/Device/SiliconLabs/EFR32BG13P/Include/ |
D | efr32bg13p_smu.h | 343 #define _SMU_PPUFS_PERIPHID_WDOG0 0x0000002AUL /**< Mode WDOG0 for… macro 380 #define SMU_PPUFS_PERIPHID_WDOG0 (_SMU_PPUFS_PERIPHID_WDOG0 << 0) /**< Shifted mode W…
|
/hal_silabs-3.7.0/gecko/Device/SiliconLabs/EFR32FG13P/Include/ |
D | efr32fg13p_smu.h | 343 #define _SMU_PPUFS_PERIPHID_WDOG0 0x0000002AUL /**< Mode WDOG0 for… macro 380 #define SMU_PPUFS_PERIPHID_WDOG0 (_SMU_PPUFS_PERIPHID_WDOG0 << 0) /**< Shifted mode W…
|
/hal_silabs-3.7.0/gecko/Device/SiliconLabs/EFR32MG12P/Include/ |
D | efr32mg12p_smu.h | 360 #define _SMU_PPUFS_PERIPHID_WDOG0 0x0000002CUL /**< Mode WDOG0 for… macro 400 #define SMU_PPUFS_PERIPHID_WDOG0 (_SMU_PPUFS_PERIPHID_WDOG0 << 0) /**< Shifted mode W…
|
/hal_silabs-3.7.0/gecko/Device/SiliconLabs/EFM32PG12B/Include/ |
D | efm32pg12b_smu.h | 360 #define _SMU_PPUFS_PERIPHID_WDOG0 0x0000002CUL /**< Mode WDOG0 for… macro 400 #define SMU_PPUFS_PERIPHID_WDOG0 (_SMU_PPUFS_PERIPHID_WDOG0 << 0) /**< Shifted mode W…
|
/hal_silabs-3.7.0/gecko/Device/SiliconLabs/EFM32JG12B/Include/ |
D | efm32jg12b_smu.h | 360 #define _SMU_PPUFS_PERIPHID_WDOG0 0x0000002CUL /**< Mode WDOG0 for… macro 400 #define SMU_PPUFS_PERIPHID_WDOG0 (_SMU_PPUFS_PERIPHID_WDOG0 << 0) /**< Shifted mode W…
|
/hal_silabs-3.7.0/gecko/Device/SiliconLabs/EFM32GG12B/Include/ |
D | efm32gg12b_smu.h | 467 #define _SMU_PPUFS_PERIPHID_WDOG0 0x00000037UL /**< Mode WDOG0 for… macro 524 #define SMU_PPUFS_PERIPHID_WDOG0 (_SMU_PPUFS_PERIPHID_WDOG0 << 0) /**< Shifted mode W…
|
D | efm32gg12b390f1024gl112.h | 7900 #define _SMU_PPUFS_PERIPHID_WDOG0 0x00000037UL /**< Mode WDOG0 for… macro 7955 #define SMU_PPUFS_PERIPHID_WDOG0 (_SMU_PPUFS_PERIPHID_WDOG0 << 0) /**< Shifted mode W…
|
D | efm32gg12b390f512gl112.h | 7900 #define _SMU_PPUFS_PERIPHID_WDOG0 0x00000037UL /**< Mode WDOG0 for… macro 7955 #define SMU_PPUFS_PERIPHID_WDOG0 (_SMU_PPUFS_PERIPHID_WDOG0 << 0) /**< Shifted mode W…
|
D | efm32gg12b110f1024gq64.h | 8665 #define _SMU_PPUFS_PERIPHID_WDOG0 0x00000037UL /**< Mode WDOG0 for… macro 8718 #define SMU_PPUFS_PERIPHID_WDOG0 (_SMU_PPUFS_PERIPHID_WDOG0 << 0) /**< Shifted mode W…
|
D | efm32gg12b110f1024gm64.h | 8665 #define _SMU_PPUFS_PERIPHID_WDOG0 0x00000037UL /**< Mode WDOG0 for… macro 8718 #define SMU_PPUFS_PERIPHID_WDOG0 (_SMU_PPUFS_PERIPHID_WDOG0 << 0) /**< Shifted mode W…
|
D | efm32gg12b110f1024iq64.h | 8665 #define _SMU_PPUFS_PERIPHID_WDOG0 0x00000037UL /**< Mode WDOG0 for… macro 8718 #define SMU_PPUFS_PERIPHID_WDOG0 (_SMU_PPUFS_PERIPHID_WDOG0 << 0) /**< Shifted mode W…
|
D | efm32gg12b530f512iq64.h | 8702 #define _SMU_PPUFS_PERIPHID_WDOG0 0x00000037UL /**< Mode WDOG0 for… macro 8756 #define SMU_PPUFS_PERIPHID_WDOG0 (_SMU_PPUFS_PERIPHID_WDOG0 << 0) /**< Shifted mode W…
|
D | efm32gg12b530f512il112.h | 8702 #define _SMU_PPUFS_PERIPHID_WDOG0 0x00000037UL /**< Mode WDOG0 for… macro 8756 #define SMU_PPUFS_PERIPHID_WDOG0 (_SMU_PPUFS_PERIPHID_WDOG0 << 0) /**< Shifted mode W…
|
D | efm32gg12b530f512il120.h | 8702 #define _SMU_PPUFS_PERIPHID_WDOG0 0x00000037UL /**< Mode WDOG0 for… macro 8756 #define SMU_PPUFS_PERIPHID_WDOG0 (_SMU_PPUFS_PERIPHID_WDOG0 << 0) /**< Shifted mode W…
|
D | efm32gg12b530f512im64.h | 8702 #define _SMU_PPUFS_PERIPHID_WDOG0 0x00000037UL /**< Mode WDOG0 for… macro 8756 #define SMU_PPUFS_PERIPHID_WDOG0 (_SMU_PPUFS_PERIPHID_WDOG0 << 0) /**< Shifted mode W…
|
D | efm32gg12b110f1024im64.h | 8665 #define _SMU_PPUFS_PERIPHID_WDOG0 0x00000037UL /**< Mode WDOG0 for… macro 8718 #define SMU_PPUFS_PERIPHID_WDOG0 (_SMU_PPUFS_PERIPHID_WDOG0 << 0) /**< Shifted mode W…
|
D | efm32gg12b530f512iq100.h | 8702 #define _SMU_PPUFS_PERIPHID_WDOG0 0x00000037UL /**< Mode WDOG0 for… macro 8756 #define SMU_PPUFS_PERIPHID_WDOG0 (_SMU_PPUFS_PERIPHID_WDOG0 << 0) /**< Shifted mode W…
|
D | efm32gg12b530f512gq100.h | 8702 #define _SMU_PPUFS_PERIPHID_WDOG0 0x00000037UL /**< Mode WDOG0 for… macro 8756 #define SMU_PPUFS_PERIPHID_WDOG0 (_SMU_PPUFS_PERIPHID_WDOG0 << 0) /**< Shifted mode W…
|
D | efm32gg12b530f512gq64.h | 8702 #define _SMU_PPUFS_PERIPHID_WDOG0 0x00000037UL /**< Mode WDOG0 for… macro 8756 #define SMU_PPUFS_PERIPHID_WDOG0 (_SMU_PPUFS_PERIPHID_WDOG0 << 0) /**< Shifted mode W…
|
D | efm32gg12b310f1024gl112.h | 8700 #define _SMU_PPUFS_PERIPHID_WDOG0 0x00000037UL /**< Mode WDOG0 for… macro 8754 #define SMU_PPUFS_PERIPHID_WDOG0 (_SMU_PPUFS_PERIPHID_WDOG0 << 0) /**< Shifted mode W…
|
D | efm32gg12b510f1024gl112.h | 8702 #define _SMU_PPUFS_PERIPHID_WDOG0 0x00000037UL /**< Mode WDOG0 for… macro 8756 #define SMU_PPUFS_PERIPHID_WDOG0 (_SMU_PPUFS_PERIPHID_WDOG0 << 0) /**< Shifted mode W…
|
D | efm32gg12b310f1024gq100.h | 8700 #define _SMU_PPUFS_PERIPHID_WDOG0 0x00000037UL /**< Mode WDOG0 for… macro 8754 #define SMU_PPUFS_PERIPHID_WDOG0 (_SMU_PPUFS_PERIPHID_WDOG0 << 0) /**< Shifted mode W…
|
D | efm32gg12b330f512gl112.h | 8700 #define _SMU_PPUFS_PERIPHID_WDOG0 0x00000037UL /**< Mode WDOG0 for… macro 8754 #define SMU_PPUFS_PERIPHID_WDOG0 (_SMU_PPUFS_PERIPHID_WDOG0 << 0) /**< Shifted mode W…
|
D | efm32gg12b130f512gq64.h | 8665 #define _SMU_PPUFS_PERIPHID_WDOG0 0x00000037UL /**< Mode WDOG0 for… macro 8718 #define SMU_PPUFS_PERIPHID_WDOG0 (_SMU_PPUFS_PERIPHID_WDOG0 << 0) /**< Shifted mode W…
|
/hal_silabs-3.7.0/gecko/Device/SiliconLabs/EFM32GG11B/Include/ |
D | efm32gg11b_smu.h | 513 #define _SMU_PPUFS_PERIPHID_WDOG0 0x0000003AUL /**< Mode WDOG0 for… macro 578 #define SMU_PPUFS_PERIPHID_WDOG0 (_SMU_PPUFS_PERIPHID_WDOG0 << 0) /**< Shifted mode W…
|