Home
last modified time | relevance | path

Searched refs:PWRCTRL (Results 1 – 25 of 76) sorted by relevance

1234

/hal_silabs-3.6.0/gecko/emlib/src/
Dem_emu.c1502 if ((EMU->PWRCTRL & _EMU_PWRCTRL_ANASW_MASK) == EMU_PWRCTRL_ANASW_DVDD) { in EMU_EnterEM4()
1503 BUS_RegMaskedClear(&EMU->PWRCTRL, _EMU_PWRCTRL_ANASW_MASK); in EMU_EnterEM4()
2806 BUS_RegBitWrite(&EMU->PWRCTRL, in EMU_DCDCInit()
2814 EMU->PWRCTRL |= EMU_PWRCTRL_REGPWRSEL_DVDD; in EMU_DCDCInit()
2825 BUS_RegBitWrite(&EMU->PWRCTRL, in EMU_DCDCInit()
2963 EMU->PWRCTRL |= EMU_PWRCTRL_REGPWRSEL_DVDD | EMU_PWRCTRL_IMMEDIATEPWRSWITCH; in EMU_DCDCPowerOff()
2965 EMU->PWRCTRL |= EMU_PWRCTRL_REGPWRSEL_DVDD; in EMU_DCDCPowerOff()
Dem_cmu.c11272 EFM_ASSERT((EMU->PWRCTRL & EMU_PWRCTRL_REGPWRSEL_DVDD) != 0UL); in CMU_OscillatorEnable()
/hal_silabs-3.6.0/gecko/Device/SiliconLabs/EFR32BG27/Include/
Defr32bg27_msc.h62 …__IOM uint32_t PWRCTRL; /**< Power control register … member
/hal_silabs-3.6.0/gecko/Device/SiliconLabs/EFR32BG22/Include/
Defr32bg22_msc.h62 …__IOM uint32_t PWRCTRL; /**< Power control register … member
/hal_silabs-3.6.0/gecko/Device/SiliconLabs/EFR32MG24/Include/
Defr32mg24_msc.h62 …__IOM uint32_t PWRCTRL; /**< Power control register … member
/hal_silabs-3.6.0/gecko/Device/SiliconLabs/EFR32FG1P/Include/
Defr32fg1p_emu.h64 __IOM uint32_t PWRCTRL; /**< Power Control Register */ member
/hal_silabs-3.6.0/gecko/Device/SiliconLabs/EFM32PG1B/Include/
Defm32pg1b_emu.h64 __IOM uint32_t PWRCTRL; /**< Power Control Register */ member
/hal_silabs-3.6.0/gecko/Device/SiliconLabs/EFR32MG12P/Include/
Defr32mg12p_emu.h64 __IOM uint32_t PWRCTRL; /**< Power Control Register */ member
/hal_silabs-3.6.0/gecko/Device/SiliconLabs/EFR32BG13P/Include/
Defr32bg13p_emu.h65 __IOM uint32_t PWRCTRL; /**< Power Control Register */ member
/hal_silabs-3.6.0/gecko/Device/SiliconLabs/EFR32FG13P/Include/
Defr32fg13p_emu.h65 __IOM uint32_t PWRCTRL; /**< Power Control Register */ member
/hal_silabs-3.6.0/gecko/Device/SiliconLabs/EFM32PG12B/Include/
Defm32pg12b_emu.h64 __IOM uint32_t PWRCTRL; /**< Power Control Register */ member
/hal_silabs-3.6.0/gecko/Device/SiliconLabs/EFM32JG12B/Include/
Defm32jg12b_emu.h64 __IOM uint32_t PWRCTRL; /**< Power Control Register */ member
/hal_silabs-3.6.0/gecko/Device/SiliconLabs/EFM32GG12B/Include/
Defm32gg12b_emu.h65 __IOM uint32_t PWRCTRL; /**< Power Control Register */ member
Defm32gg12b390f1024gl112.h409 __IOM uint32_t PWRCTRL; /**< Power Control Register */ member
Defm32gg12b390f512gl112.h409 __IOM uint32_t PWRCTRL; /**< Power Control Register */ member
Defm32gg12b530f512il120.h455 __IOM uint32_t PWRCTRL; /**< Power Control Register */ member
Defm32gg12b530f512im64.h455 __IOM uint32_t PWRCTRL; /**< Power Control Register */ member
Defm32gg12b530f512iq100.h455 __IOM uint32_t PWRCTRL; /**< Power Control Register */ member
Defm32gg12b530f512iq64.h455 __IOM uint32_t PWRCTRL; /**< Power Control Register */ member
Defm32gg12b530f512gm64.h455 __IOM uint32_t PWRCTRL; /**< Power Control Register */ member
Defm32gg12b530f512gq100.h455 __IOM uint32_t PWRCTRL; /**< Power Control Register */ member
Defm32gg12b530f512gq64.h455 __IOM uint32_t PWRCTRL; /**< Power Control Register */ member
Defm32gg12b530f512il112.h455 __IOM uint32_t PWRCTRL; /**< Power Control Register */ member
Defm32gg12b110f1024gm64.h450 __IOM uint32_t PWRCTRL; /**< Power Control Register */ member
/hal_silabs-3.6.0/gecko/Device/SiliconLabs/EFM32GG11B/Include/
Defm32gg11b_emu.h65 __IOM uint32_t PWRCTRL; /**< Power Control Register */ member

1234